A Digital Neural Network Coprocessor with a Dynamically Reconfigurable Pipeline Architecture

Takayuki MORISHITA  Youichi TAMURA  Takami SATONAKA  Atsuo INOUE  Shin-ichi KATSU  Tatsuo OTSUKI  

IEICE TRANSACTIONS on Electronics   Vol.E76-C   No.7   pp.1191-1196
Publication Date: 1993/07/25
Online ISSN: 
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on New Architecture LSIs)
Category: Neural Networks and Chips
neural network,  digital,  back propagation learning,  

Full Text: PDF>>
Buy this Article

We have developed a digital coprocessor with a dynamically reconfigurable pipeline architecture specified for a layered neural network which executes on-chip learning. The coprocessor attains a learning speed of 18 MCUPS that is approximately twenty times that of the conventional DSP. This coprocessor obtains expansibility in the calculation through a larger multi-layer, network by means of a network decomposition and a distributed processing approach.