IEICE Trans - A 10 bit 50 MS/s CMOS D/A Converter with 2.7 V Power Supply

A 10 bit 50 MS/s CMOS D/A Converter with 2.7 V Power Supply

Takahiro MIKI
Yasuyuki NAKAMURA
Yoshikazu NISHIKAWA
Keisuke OKADA
Yasutaka HORIBA

Publication
IEICE TRANSACTIONS on Electronics Vol.E76-C No.5 pp.738-745
Publication Date: 1993/05/25
Online ISSN:
DOI:
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Section on Low-Power and Low-Voltage Integrated Circuits)
Category:
Keyword:
low supply voltage, D/A converter, video system, battery powered system,

Full Text: PDF(721.8KB)>>

Summary:
It has become an important subject to realize a high-speed D/A converter with low supply voltage. This paper discusses a 10 bit 50 MS/s CMOS D/A converter with 2.7 V power supply. Reduction of the supply voltage is achieved by developing "saturation-linear" biasing technique in current sources. In this scheme, a grounded transistor in cascode configuration is biased in linear region. High conversion rate is obtained by driving this grounded transistor directly. A charging transistor is also introduced into the current source for accelerating the settling time. The D/A converter is fabricated in a 1 µm CMOS process without using optional process steps. It successfully operates at 50 MS/s with 2.7 V power supply. The circuit techniques discussed here can be easily introduced into half-micron D/A converters.