For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Process and Device Technologies of CMOS Devices for Low-Voltage Operation
IEICE TRANSACTIONS on Electronics
Publication Date: 1993/05/25
Print ISSN: 0916-8516
Type of Manuscript: INVITED PAPER (Special Section on Low-Power and Low-Voltage Integrated Circuits)
CMOS, SOI, SIMOX, MOSFET, low-voltage, low-temperature, threshold voltage high-speed, power-supply voltage, subthreshold current, circuit performance, power dissipation,
Full Text: PDF(687.8KB)>>
Process and device technologies of CMOS devices for low-voltage operation are described. First, optimum power-supply voltage for CMOS devices is examined in detail from the viewpoints of circuit performance, device reliability and power dissipation. As a result, it is confirmed that power-supply voltage can be reduced without any speed loss of the CMOS device. Based upon theoretical understanding, the author suggests that lowering threshold voltage and reduction of junction capacitance are indispensable for CMOS devices with low-voltage supply, in order to improve the circuit performance, as expected from MOS device scaling. Process and device technologies such as Silicon On Insulator (SOI) device, low-temperature operation and CMOS Shallow Junction Well FET (CMOS-SJET) structure are reviewed for reduction of the threshold voltage and junction capacitance which lead to high-seed operation of the COMS device at low-voltage.