A Capacitor over Bit-Line (COB) Stacked Capacitor Cell Using Local Interconnect Layer for 64 MbDRAMs

Naoki KASAI  Masato SAKAO  Toshiyuki ISHIJIMA  Eiji IKAWA  Hirohito WATANABE  Toshio TAKESHIMA  Nobuhiro TANABE  Kazuo TERADA  Takamaro KIKKAWA  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E76-C   No.4   pp.548-555
Publication Date: 1993/04/25
Online ISSN: 
DOI: 
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on Sub-Half Micron Si Device and Process Technologies)
Category: Device Technology
Keyword: 
DRAM,  memory cell,  stacked capacitor,  local interconnect,  

Full Text: PDF(925.8KB)>>
Buy this Article




Summary: 
A new capacitor over bit-line (COB) stacked capacitor memory cell was developed using a local interconnect poly-silicon layer to arrange a capacitor contact between bit-lines. This memory cell enables usable capacitor area to increase and capacitor contact hole depth to decrease. The hemispherical grain (HSG) silicon, whose effective surface area is twice that of ordinary poly-silicon, was utilized for the storage node to increase the storage capacitance without increasing the storage node height. The feasibility of achieving a 1.8 µm2 memory cell with 30 fF storage capacitance using a 7 nm-SiO2-equivalent dielectric film and a 0.5 µm-high HSG storage node has been verified for 64 MbDRAMs by a test memory device using a 0.4 µm CMOS process.