|
|
For Full-Text PDF, please login, if you are a member of IEICE,
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
|
Design of a Multiple-Valued Cellular Array
Naotake KAMIURA Yutaka HATA Kazuharu YAMATO
Publication
IEICE TRANSACTIONS on Electronics
Vol.E76-C
No.3
pp.412-418
Publication Date: 1993/03/25
Online ISSN:
DOI:
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on Multiple-Valued Integrated Circuits)
Category:
Keyword:
integrated electronics, multiple-valued logic circuit, combinational switching functions, two-dimensional cellular arrays, switching cell,
Full Text: PDF(511.2KB)>>
Summary:
A method is proposed for realizing any k-valued n-variable function with a celluler array, which consists of linear arrays (called input arrays) and a rectangular array (called control array). In this method, a k-valued n-variable function is divided into kn-1 one-variable functions and remaining (n 1)-variable function. The parts of one-variable functions are realized by the input arrays, remaintng the (n1)-variable function is realized by the control array. The array realizing the function is composed by connecting the input arrays with the control array. Then, this array requires (k n2)kn-1 cells and the number is smaller than the other rectangular arrays. Next, a ternary cell circuit and a literal circuit are actually constructed with CMOS transistors and NMOS pass transistors. The experiment shows that these circuits perform the expected operations.
|
|
