For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A High-Speed ATM Switch with Input and Cross-Point Buffers
Yukihiro DOI Naoaki YAMANAKA
IEICE TRANSACTIONS on Communications
Publication Date: 1993/03/25
Print ISSN: 0916-8516
Type of Manuscript: LETTER
Category: Switching and Communication Processing
switching and communication processing ATM, B-ISDN, switch, cell buffering,
Full Text: PDF(358.5KB)>>
This letter describes a new input and cross-point buffering matrix switching architecture for high-speed ATM switching systems. The proposed switch has input queuing buffers at each input port, and small size buffers for output port arbitration at each cross-point. These two types of buffers share loads using a simple and high-speed retry algorithm. Hardware size is only half that of conventional cross-point buffering switches. In addition, the switch achieves high-throughput at a condition that the switching speed matches the input and output port speed. This switch is expected to enable the development of high-speed ATM switching systems with each port supporting speeds in excess of 1Gbit/s.