For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Fault Tolerant Intercommunication Scheme Using Bank Memory Switching
Norihiko TANAKA Takakazu KUROKAWA Takashi MATSUBARA Yoshiaki KOGA
IEICE TRANSACTIONS on Information and Systems
Publication Date: 1992/11/25
Print ISSN: 0916-8532
Type of Manuscript: Special Section PAPER (Special Issue on Pacific Rim International Symposium on Fault Tolerant Systems)
fault tolerance, multi-processor intercommunication, bank memory switching, pipeline processing, ring network,
Full Text: PDF>>
This paper proposes a new fault tolerant intercommunication scheme for real-time operations and three new interconnection networks to construct a fault tolerant multi-processor system for pipeline processings. The proposed intercommunication scheme using bank memory switching technique has an advantage to make a fault tolerant pipeline system so that it can detect any failure caused in a processing element of the system. In addition, it can overcome conventional problems caused in interconnection circuits to flow data with one way direction such as a pipeline processing.