For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Bipolar Divided Word-Line Scheme for a High-Speed and Large-Capacity BiCMOS SRAM
Takakuni DOUSEKI Tadashi NAGAYAMA Yasuo OHMORI
IEICE TRANSACTIONS on Electronics
Publication Date: 1992/11/25
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on LSI Memories)
BiCMOS, ECL interface, SRAM, ECL-CMOS,
Full Text: PDF(522.6KB)>>
A divided work-line scheme which uses a bipolar current-switch circuit is proposed. This structures allows high-speed and low-power operation by reducing the logic swing in the long main word lines and decreasing the current in the nonselected decoder. Two key circuits, the bipolar main decoder and the section decoder, are described in detail. These circuits, with a bipolar two-level cascode current-swich circuit, enable the SRAM to operate on a low external supply voltage. To demonstrate the effectiveness of this concept, an ECL100K interface 256-kb SRAM is designed and fabricated using 0.8-µm BiCMOS technology. A typical address access time of 5.5 ns and the power consumption of 750 mW are obtained.