A Mixed-Signal Digital Signal Processor for Single-Chip Speech Codec

Takeshi TOKUDA  Tohru KENGAKU  Eiichi TERAOKA  Ikuo YASUI  Taketora SHIRAISHI  Hisako SAWAI  Koji KAWAMOTO  Kazuyuki ISHIKAWA  Toshiki FUZIYAMA  Narumi SAKASHITA  Hiroichi ISHIDA  Shinya TAKAHASHI  Takahiko IIDA  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E75-C   No.10   pp.1241-1249
Publication Date: 1992/10/25
Online ISSN: 
DOI: 
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on Microprocessors)
Category: Application Specific Processors
Keyword: 
DSP,  speech codic,  

Full Text: PDF(909.1KB)>>
Buy this Article




Summary: 
This paper describes a high-performance, low-power, mixed-signal Digital Signal Processor (DSP) and its application to a single-chip Vector Sum Excited Linear Prediction (VSELP) speech codec. The DSP consists of a 25MIPS, 24bit floating point core-DSP; 13bit oversampling ADC/DAC; 6 KW data ROM; and 3.5 KW data RAM. The total transistor counts of the DSP is 1.3 million and its chip size is 11.0 mm15.8 mm. Unique design techniques are used to reduce the power dissipation, such as the programmable machine cycle time control and the clock supply control scheme in the core-DSP, the address detection for on-chip data ROM/RAM, and the shared-hardware design for digital filters of ADC and DAC. As an application of the DSP, the VSELP speech codec, which is the standard speech codec for the North American and Japanese digital cellular telephone system, has been implemented in a single-chip. Owing ti the salient architecture design and the program optimization techniques, sufficient quality was obtained in the codec at performance of 16.4 MIPS with low-power dissipation of 490 mW.