A 1000 MIPS Superscalar Processor and Its Fault Tolerant Design

Alberto Palacios PAWLOVSKY  Makoto HANAWA  Osamu NISHII  Tadahiko NISHIMUKAI  

IEICE TRANSACTIONS on Electronics   Vol.E75-C   No.10   pp.1212-1222
Publication Date: 1992/10/25
Online ISSN: 
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on Microprocessors)
Category: RISC Technologies
superscalar processor,  multiprocessor system,  BiCMOS devices,  fault-tolerance,  concurrent fault detection,  

Full Text: PDF>>
Buy this Article

Advances in semiconductor technology have made it possible to develop an experimental 1000 MIPS superscalar RISC processor. The high performance of this processor was obtained using architectural concepts such as multiple CPU configuration, superscalar microarchitecture, and high-speed device technology. This paper focuses on the novel features of this RISC processor, its device technology, architectural characteristics and one technology that has been devised to make its integer CPU cores fault-tolerant.