For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
VLSI Memories: Present Status and Future Prospects
Toshiaki MASUHARA Kiyoo ITOH Koichi SEKI Katsuro SASAKI
IEICE TRANSACTIONS on Electronics
Publication Date: 1991/01/25
Print ISSN: 0916-8516
Type of Manuscript: INVITED PAPER
Full Text: PDF>>
Recent advances in VLSI memories have enabled integration of 10 to 30 million devices on prototype chips for 16 Mbit DRAMs, 16 Mbit EPROMs, and 4 Mbit SRAMs. An experimental 64 Mbit DRAM recently reported clearly shows that an integration density of more than 100 million devices on a chip will be feasible in the near future. These advances have been made not only by progress in fine processing technology, but also by the development of three-dimensional memory cells such as trench capacitor cells and stacked capacitor cells for DRAMs and polysilicon PMOS load cells for SRAMs. Various circuit innovations to increase the signal-to-noise ratio and circuit speed have been, and will continue to be, essential. Future circuits will be required to operate at very low voltages, and the prototype 64 Mbit DRAM has shown that an operating voltage as low as 1.5 volts is feasible. Improvements in packaging technology for reducing package volume and footprint area, as well as for production of multipackage modules, are also becoming more and more important.