For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Self-Timed Clocking Design for a Data-Driven Microprocessor
Fumiyasu ASAI Shinji KOMORI Toshiyuki TAMURA Hisakazu SATO Hidehiro TAKATA Yoshihiro SEGUCHI Takeshi TOKUDA Hiroaki TERADA
IEICE TRANSACTIONS on Electronics
Publication Date: 1991/11/25
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Issue on the High Performance ASIC and Microprocessor)
Category: Circuit Design
Full Text: PDF>>
This paper details a unique VLSI design scheme which employs self-timed circuits. A 32-bit 50-MFLOPS data-driven microprocessor has been designed using a self-timed clocking scheme. This high performance data-driven microprocessor with sophisticated functions has been designed by a combination of several kinds of self-timed components. All functional blocks in the microprocessor are driven by self-timed clocks. The microprocessor integrates 700,000 devices in a 14.65 mm14.65 mm die area using double polysilicon double metal 0.8 µm CMOS technology.