For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Study of Hierarchical Word Decoding Architecture for ULSI SRAM's
Hirotoshi SATO Shuji MURAKAMI Yasumasa NISHIMURA Toshihiko HIROSE Kenji ANAMI
IEICE TRANSACTIONS (1976-1990)
Publication Date: 1990/11/25
Print ISSN: 0000-0000
Type of Manuscript: Special Section LETTER (Special Issue on 1990 Autumn Natl. Conv. IEICE)
Category: Integrated Circuits
Full Text: PDF(164.1KB)>>
Delay time and power consumption, serious problems in high-density SRAM's are simulated over several generations with the HWD architecture. The optimum grade of hierarchy is obtaind for 64 kbit to 256 Mbit SRAM's.