For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Study on Fanout Optimization of SRAM Decoder with a Line Capacitance
Shigeki OHBAYASHI Tomohisa WADA Toshihiko HIROSE Kenji ANAMI
IEICE TRANSACTIONS (1976-1990)
Publication Date: 1990/11/25
Print ISSN: 0000-0000
Type of Manuscript: Special Section LETTER (Special Issue on 1990 Autumn Natl. Conv. IEICE)
Category: Integrated Circuits
Full Text: PDF>>
This letter describes the fan-out optimization method of the SRAM decoder having line capacitance that minimizes the total delay time. It is shown that the total delay time of the SRAM decoder optimized by this mothod is less than that of the equal fan-out condition.