For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Digital Phase-Locked Loop with a Low Frequency Clock
Hiroomi HIKAWA Shinsaku MORI
IEICE TRANSACTIONS (1976-1990)
Publication Date: 1989/02/25
Print ISSN: 0000-0000
Type of Manuscript: PAPER
Category: Communication Device and Circuit
Full Text: PDF>>
Phase-Locked Loops (PLL's) have been playing an important role in communication systems. In recent years efforts have been shifted toward implementation of the PLL's by means of digital circuits and a number of all digital PLL's (DPLL's) have been proposed to solve the problem of stability in the PLL's. One of the major problems of these DPLL's is the requirement of a high frequency local clock for a good phase lock precision, which inevitably makes it difficult to apply the DPLL's into high frequency operations. In this paper, a DPLL which have a good phase lock precision with a low frequency local clock is proposed. A good phase-lock precision is obtained by small phase control quantum, however, it makes the locking range narrow. Then, frequency control is employed to improve the locking range and a binary quantized phase frequency detector is also described. The relation between clock frequency and performances of the system is analyzed and verified by some experiments. Also, analysis and experimental performance are given for both acquisition behavior and steady-state phase error characteristics with white Gaussian noise present, resulting in that a good phase-lock precision and a wide locking range are obtained with a low frequency clock. The experimental results show a very close agreement with the theoretical results.