For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A 65 Kbit Dynamic RAM Using Short Channel MOS FETs
Masahide TAKADA Toshio TAKESHIMA Shunichi SUZUKI Mitsuru SAKAMOTO
IEICE TRANSACTIONS (1976-1990)
Publication Date: 1979/07/25
Print ISSN: 0000-0000
Type of Manuscript: LETTER
Category: Integrated Circuits
Full Text: PDF>>
A 65 Kbit dynamic MOSRAM has been realized using short channel and single-level Si-gate technologies and a newly designed, highly sensitive and low power dissipation sense amplifier. Access time and power dissipation are 150 ns and 120 mW, respectively.