Temporal Constraints and Block Weighting Judgement Based High Frame Rate and Ultra-Low Delay Mismatch Removal System

Songlin DU

IEICE TRANSACTIONS on Information and Systems   Vol.E103-D    No.6    pp.1236-1246
Publication Date: 2020/06/01
Publicized: 2020/03/18
Online ISSN: 1745-1361
DOI: 10.1587/transinf.2019MVP0014
Type of Manuscript: Special Section PAPER (Special Section on Machine Vision and its Applications)
high frame rate,  ultra-low delay,  image matching,  mismatch removal,  temporal constraints,  block weighting judgement,  

Full Text: PDF(1.7MB)>>
Buy this Article

High frame rate and ultra-low delay matching system plays an increasingly important role in human-machine interactions, because it guarantees high-quality experiences for users. Existing image matching algorithms always generate mismatches which heavily weaken the performance the human-machine-interactive systems. Although many mismatch removal algorithms have been proposed, few of them achieve real-time speed with high frame rate and low delay, because of complicated arithmetic operations and iterations. This paper proposes a temporal constraints and block weighting judgement based high frame rate and ultra-low delay mismatch removal system. The proposed method is based on two temporal constraints (proposal #1 and proposal #2) to firstly find some true matches, and uses these true matches to generate block weighting (proposal #3). Proposal #1 finds out some correct matches through checking a triangle route formed by three adjacent frames. Proposal #2 further reduces mismatch risk by adding one more time of matching with opposite matching direction. Finally, proposal #3 distinguishes the unverified matches to be correct or incorrect through weighting of each block. Software experiments show that the proposed mismatch removal system achieves state-of-the-art accuracy in mismatch removal. Hardware experiments indicate that the designed image processing core successfully achieves real-time processing of 784fps VGA (640×480 pixels/frame) video on field programmable gate array (FPGA), with a delay of 0.858 ms/frame.

open access publishing via