DFE Error Propagation and FEC Interleaving for 400GbE PAM4 Electrical Lane

Yongzheng ZHAN  Qingsheng HU  Yinhang ZHANG  

IEICE TRANSACTIONS on Electronics   Vol.E103-C   No.2   pp.48-58
Publication Date: 2020/02/01
Online ISSN: 1745-1353
DOI: 10.1587/transele.2019ECP5016
Type of Manuscript: PAPER
Category: Integrated Electronics
PAM4,  DFE error propagation,  FEC interleaving,  BER,  400GbE,  

Full Text: FreePDF(2.5MB)

This paper analyzes the effect of error propagation of decision feedback equalizer (DFE) for PAM4 based 400Gb/s Ethernet. First, an analytic model for the error propagation is proposed to estimate the probability of different burst error length due to error propagation for PAM4 link system with multi-tap TX FFE (Feed Forward Equalizer) + RX DFE architecture. After calculating the symbol error rate (SER) and bit error rate (BER) based on the probability model, the theoretical analysis about the impact of different equalizer configurations on BER is compared with the simulation results, and then BER performance with FEC (Forward Error Correction) is analyzed to evaluate the effect of DFE error propagation on PAM4 link. Finally, two FEC interleaving schemes, symbol and bit interleaving, are employed in order to reduce BER further and then the theoretical analysis and the simulation result of their performance improvement are also evaluated. Simulation results show that at most 0.52dB interleaving gain can be achieved compared with non-interleaving scheme just at a little cost in storing memory and latency. And between the two interleaving methods, symbol interleaving performs better compared with the other one from the view of tradeoff between the interleaving gain and the cost and can be applied for 400Gb/s Ethernet.