For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Wideband Real-Time Deception Jamming Method for Countering ISAR Based on Parallel Convolution
Ning TAI Huan LIN Chao WEI Yongwei LU Chao WANG Kaibo CUI
IEICE TRANSACTIONS on Communications
Publication Date: 2020/05/01
Online ISSN: 1745-1345
Type of Manuscript: PAPER
ISAR, jamming, convolution, FPGA, LFM,
Full Text: PDF(1.9MB)>>
Since ISAR is widely applied in many occasions and provides high resolution images of the target, ISAR countermeasures are attracting more and more attention. Most of the present methods of deception jamming are not suitable for engineering realization due to the heavy computation load or the large calculation delay. Deception jamming against ISAR requires large computation resource and real-time performance algorithms. Many studies on false target jamming assume that the jammer is able to receive the target echo or transmit the jamming signal to the real target, which is sometimes not possible. How to impose the target property onto the intercepted radar signal is critical to a deception jammer. This paper proposes a jamming algorithm based on parallel convolution and one-bit quantization. The algorithm is able to produce a single false target on ISAR image by the jammer itself. The requirement for computation resource is within the capabilities of current digital signal processors such as FPGA or DSP. The method processes the samples of radar signal in parallel and generates the jamming signal at the rate of ADC data, solving the problem that the real-time performance is not satisfied when the input data rate for convolution is far higher than the clock frequency of FPGA. In order to reduce the computation load of convolution, one-bit quantization is utilized. The complex multiplication is implemented by logical resources, which significantly reduces the consumption of FPGA multipliers. The parallel convolution jamming signal, whose date rate exceeds the FPGA clock rate, is introduced and analyzed in detail. In theory, the bandwidth of jamming signal can be half of the sampling frequency of high speed ADC, making the proposed jamming algorithm able to counter ultra-wideband ISAR signals. The performance and validity of the proposed method are verified by simulations. This jamming method is real-time and capable of producing a false target of large size at the low cost of FPGA device.