For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A 2.5Gbps Transceiver and Channel Architecture for High-Speed Automotive Communication System
Kyongsu LEE Jae-Yoon SIM
IEICE TRANSACTIONS on Electronics
Publication Date: 2019/10/01
Online ISSN: 1745-1353
Type of Manuscript: BRIEF PAPER
Category: Integrated Electronics
in-vehicle communication, automotive communication, high-speed transceiver, interface circuits, point-to-point channel,
Full Text: PDF(892.8KB)>>
In this paper, a new transceiver system for the in-vehicle communication system is proposed to enhance data transmission rate and timing accuracy in TDM-based application. The proposed system utilizes point-to-point (P2P) channel, a closed-loop clock forwarding path, and a transceiver with a repeater and clock delay adjuster. The proposed system with 4 ECU (Electronic Computing Unit) nodes is implemented in 180nm CMOS technology and, when compared with conventional bus-based system, achieved more than 125 times faster data transmission. The maximum data rate was 2.5Gbps at 1.8V power supply and the worst peak-to-peak jitter for the data and clock signals over 5000 data symbols were about 49.6ps and 9.8ps respectively.