Pipelined Squarer for Unsigned Integers of Up to 12 Bits

Seongjin CHOI  Hyeong-Cheol OH  

IEICE TRANSACTIONS on Information and Systems   Vol.E101-D   No.3   pp.795-798
Publication Date: 2018/03/01
Publicized: 2017/12/06
Online ISSN: 1745-1361
DOI: 10.1587/transinf.2017EDL8229
Type of Manuscript: LETTER
Category: Computer System
squarer,  high-speed pipelining,  

Full Text: PDF>>
Buy this Article

This paper proposes and analyzes a pipelining scheme for a hardware squarer that can square unsigned integers of up to 12 bits. Each stage is designed and adjusted such that stage delays are well balanced and that the critical path delay of the design does not exceed the reference value which is set up based on the analysis. The resultant design has the critical path delay of approximately 3.5 times a full-adder delay. In an implementation using an Intel Stratix V FPGA, the design operates at approximately 23% higher frequency than the comparable pipelined squarer provided in the Intel library.