For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Method for Diagnosing Bridging Fault between a Gate Signal Line and a Clock Line
Yoshinobu HIGAMI Senling WANG Hiroshi TAKAHASHI Shin-ya KOBAYASHI Kewal K. SALUJA
IEICE TRANSACTIONS on Information and Systems
Publication Date: 2017/09/01
Online ISSN: 1745-1361
Type of Manuscript: LETTER
Category: Dependable Computing
fault diagnosis, bridging faults, clock lines,
Full Text: PDF>>
In this paper, we propose a method to diagnose a bridging fault between a clock line and a gate signal line. Assuming that scan based flush tests are applied, we perform fault simulation to deduce candidate faults. By analyzing fault behavior, it is revealed that faulty clock waveforms depend on the timing of the signal transition on a gate signal line which is bridged. In the fault simulation, a backward sensitized path tracing approach is introduced to calculate the timing of signal transitions. Experimental results show that the proposed method deduces candidate faults more accurately than our previous method.