A 100-MHz 51.2-Gb/s Packet Lookup Engine with Automatic Table Update Function

Kousuke IMAMURA  Ryota HONDA  Yoshifumi KAWAMURA  Naoki MIURA  Masami URANO  Satoshi SHIGEMATSU  Tetsuya MATSUMURA  Yoshio MATSUDA  

IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences   Vol.E100-A   No.10   pp.2123-2134
Publication Date: 2017/10/01
Online ISSN: 1745-1337
DOI: 10.1587/transfun.E100.A.2123
Type of Manuscript: PAPER
Category: Communication Theory and Signals
lookup engine,  packet inspection,  mismatch detection,  hash search,  rule registration,  rule deletion,  

Full Text: PDF(3.2MB)>>
Buy this Article

The development of an extremely efficient packet inspection algorithm for lookup engines is important in order to realize high throughput and to lower energy dissipation. In this paper, we propose a new lookup engine based on a combination of a mismatch detection circuit and a linked-list hash table. The engine has an automatic rule registration and deletion function; the results are that it is only necessary to input rules, and the various tables included in the circuits, such as the Mismatch Table, Index Table, and Rule Table, will be automatically configured using the embedded hardware. This function utilizes a match/mismatch assessment for normal packet inspection operations. An experimental chip was fabricated using 40-nm 8-metal CMOS process technology. The chip operates at a frequency of 100MHz under a power supply voltage of VDD =1.1V. A throughput of 100Mpacket/s (=51.2Gb/s) is obtained at an operating frequency of 100MHz, which is three times greater than the throughput of 33Mpacket/s obtained with a conventional lookup engine without a mismatch detection circuit. The measured energy dissipation was a 1.58pJ/b·Search.