PAPER

X-Band GaN Chipsets for Cost-Effective 20 W T/R Modules

Jun KAMIOKA†††, Yoshifumi KAWAMURA†, Ryota KOMARU†, Members, Masatake HANGAI†, Senior Member, Yoshitaka KAMO†††, Tetsuo KODERA††, Nonmembers, and Shintaro SHINJO†, Senior Member

SUMMARY This paper reports on X-band Gallium Nitride (GaN) chipsets for cost-effective 20 W transmit-receive (T/R) modules. The chipset components include a GaN-on-Si monolithic microwave integrated circuit (MMIC) driver amplifier (DA), a GaN-on-SiC high power amplifier (HPA) with GaAs matching circuits, a high-gain GaN-on-Si HPA with a GaAs output matching circuit, and a GaN-on-Si MMIC switch (SW). By utilizing either combination of the DA or single high-gain HPA, the configurations of two T/R module types can be realized. The GaN-on-Si MMIC DA demonstrates an output power of 6.4–7.4 W, an associate gain of 22.3–24.6 dB and a power added efficiency (PAE) of 32–36% over 9.0–11.0 GHz. A GaN-on-SiC HPA with GaAs matching circuits exhibited an output power of 20–28 W, an associate gain of 7.8–10.7 dB, and a PAE of 40–56% over 9.0–11.0 GHz. The high-gain GaN-on-Si HPA with a GaAs output matching circuit exhibits an output power of 15–30 W, an associate gain of 27–30 dB, and a PAE of 26–33% over 9.0–11.0 GHz. The GaN-on-Si MMIC switch demonstrates insertion losses of 1.1–1.3 dB and isolation of 10.1–14.7 dB over 8.0–11.5 GHz. By employing cost-effective circuit configurations, the costs of these chipsets are estimated to be about half that of conventional chipsets.

key words: gallium nitride, high power amplifiers, switches, MMICs

1. Introduction

Transmit-receive (T/R) modules have been widely utilized in applications such as radar technology and communication systems. Active phased array antennas (APAAs), which enable electrical beam formation, have been applied to radar systems [1] and recently also introduced to communication systems such as fifth-generation mobile communications (5G) [2]. As APAAs require thousands of T/R modules, the cost of T/R modules accounts for a large portion of the system cost [3]. There is an increasing demand for cost-effective transmit modules with high-performance characteristics. A major contributing factor to the cost of T/R modules is the cost of the monolithic microwave integrated circuits (MMICs) component. As the cost of MMIC is mainly driven by the choice of substrate materials and chip size, cost-effective substrate materials and compact design configurations ought to be considered. To realize high power density outputs and power added efficiency (PAE), GaN-on-SiC high power amplifiers (HPAs) [4]–[10] and switches (SWs) [11], [12] are often utilized. In our previous work [13], measurement results of the GaN-on-Si MMIC DA and the HPA which achieve cost-effective amplifier stages were shown. In addition to the detailed circuit designs of the GaN-on-Si MMIC DA and the HPA, this paper also provides circuit designs and measurement results of the GaN-on-SiC HPA and GaN-on-Si MMIC SW. The concepts of X-band GaN chipsets are proposed, and the design methods and measurement results are shown in Sect. 2 of this paper, with their performance and cost-effectiveness evaluated against advanced MMIC based chipset devices in Sect. 3.

2. GaN Chipsets

2.1 Concepts of GaN Chipsets

A schematic of a targeted T/R module is illustrated in Fig. 1. The chipsets include amplifier stage and SW. The target performance of amplifier stage is an output power of 20 W and gain of 30 dB to configure proper amplifier chain with a typical Si core-chip with the saturate output power of about 15 dBm. The target performances of SW are isolation of 15 dB with high power input up to 20 W considering isolation of a circulator. Transmit modules with such performances are conventionally composed of a GaAs or GaN-on-SiC MMIC DA, a GaN-on-SiC HPA, and a GaN-on-SiC SW [14]–[20]. Another option for an amplifier stage is utilizing a high-gain GaN-on-SiC MMIC HPA [20] instead of the combination of a DA and an HPA. These configurations demonstrate good performance due to high power capability
and high-efficiency characteristic of GaN field effect transistors (FETs). However, the configuration tends to be relatively costly due to the high-cost of GaN-on-SiC substrates. GaAs realizes lower cost to area ratios, but the doubling of sizes is necessary to obtain such a high power of 20 W amplifier because of its lower power density. In this paper, two types of T/R modules are proposed to configure low-cost and high performance. Figure 2 illustrates schematics of proposed amplifier stages wherein one of the proposed amplifier stage is a combination of GaN-on-Si MMIC DA and GaN-on-SiC HPA with GaAs output matching circuit (Case-1) as illustrated in Fig. 2 (a). The power density of GaN-on-Si is as high as that of GaN-on-SiC while the cost to size ratio is comparable with that of GaAs. GaN-on-SiC HPA with GaAs output matching circuit retains the high performance of GaN-on-SiC FETs while matching circuits are realized by GaAs to reduce cost. The other module is composed of a high-gain GaN-on-Si HPA (Case-2) as illustrated in Fig. 2 (b), a DA and an HPA is integrated in a GaN-on-Si chip, and a GaAs output matching circuit is applied. However, the cost of case-2 is lower than that of case-1, whereas, efficiency of case-2 is slightly lower than that of case-1 due to the difference in FET performance. The GaAs output matching circuit is applied to reduce circuit losses compared to those with GaN-on-Si substrate. GaN-on-Si MMIC SW is proposed to reduce the cost and realizes that while retaining high power capability. Circuit design and measurement results of these four devices are shown in detail as follows.

2.2 GaN-on-Si MMIC DA

A GaN-on-Si MMIC DA is designed and fabricated utilizing a 0.25 μm GaN-on-Si process. Figure 3 illustrates a schematic of GaN-on-Si MMIC DA. The DA has three FET stages, with gate peripheries of 0.5 mm for the first stage, 0.7 mm for the second stage, and 1.0 mm × 2 cells for the third stage respectively. R//C stabilization circuits with reduced losses at higher frequencies are utilized to compensate for the gain slope of FETs, which results in the DA with broadband flat gain. As illustrated in Fig. 4 from the dense integration of matching circuits in limited spaces, the DA is carefully designed considering electromagnetic coupling between each matching circuit. Figure 4 illustrates a photograph of GaN-on-Si MMIC DA with a chip size of 3.5 mm × 1.1 mm.

Small and large-signal measurements of the enhanced GaN-on-Si MMIC DA are performed with a drain voltage of 32 V and a quiescent drain current density of 50 mA/mm. Figure 5 illustrates measured S-parameters of the developed GaN-on-Si MMIC DA. Figure 6 illustrates the improved DA’s measured output power, PAE, and gain as a function of frequency. The
measurement is performed under pulsed operation with a pulse duty-cycle of 10%, and a saturated output power of 38.1–38.7 dBm, associate gain of 22.3–24.6 dB, and PAE of 32–36% over 9.0–11.0 GHz are obtained. The GaN-on-Si MMIC DA achieves high power and high gain with an extremely compact size that is less than half the size of typical GaAs MMIC HPA with similar output power [21].

2.3 GaN-on-SiC HPA with GaAs Input and Output Matching Circuits

GaN-on-SiC HPA with GaAs input and output matching circuits are designed and fabricated utilizing the 0.25 μm GaN-on-SiC MMIC and GaAs passive MMIC process. A schematic of the GaN-on-SiC HPA with GaAs matching circuits is illustrated in Fig. 7. GaAs input and output matching circuits and a GaN-on-SiC FET chip are connected via bonding wires. With HPAs being one of the most power-consuming components in T/R modules, design of the output matching circuit is important to realize high efficiency utilizing harmonic impedance tuning technique [22]–[28]. Impedance matching at the fundamental frequency is mainly based on a quarter-wavelength transmission line and a shunt inductance. In addition, open stubs with an electrical length of λ/4 at the second harmonic are used to obtain PAE matching at the second harmonic frequency. Figure 8 illustrates the simulated target impedance and impedance of matching circuits seen from the FETs for the fundamental (solid lines) and the second harmonic (dotted lines) frequency. Figure 8 (a) illustrates the source-pull contour and the designed impedance of the input matching circuit seen from the FETs for the fundamental frequency. The impedance for the maximum PAE and the impedance for the minimum PAE are almost equal. Therefore, the designed impedance is slightly mismatched from the maximum PAE impedance so that the impedance is far from the minimum PAE impedance. Figure 8 (b) illustrates impedances of the output matching circuit seen from the FETs. PAE contours are plotted by 2 pt. step. Designed impedance of the output matching circuit seen from the FETs for the fundamental (9–11 GHz) and the second harmonic (18–22 GHz) frequencies are shown, and the direction of the arrows indicate the low frequency to the high frequency. The HPA behaves like inverse class-F amplifier since only the second harmonic impedance is designed to realize open impedance. It is shown that the fundamental and the second harmonic impedances are well matched to the target impedances. On the input side, impedance matching at the fundamental frequency is achieved by one band-pass and one low-pass configuration. Pre-match small shunt capacitors are incorporated into the GaN-on-SiC FET chip to tune the second harmonic impedance. Figure 9 shows a photograph of the developed GaN-on-SiC HPA. The input matching circuit chip sizes, the FET chip, and the output matching circuit are 1.8 mm × 3.8 mm, 0.8 mm × 3.8 mm and 2.0 mm × 3.8 mm, respectively.

Small and large-signal measurements of the developed GaN-on-SiC HPA are performed with a drain voltage of 30 V and the quiescent drain current density of 50 mA/mm. Figure 10 illustrates the measured S-parameters of the developed GaN-on-SiC HPA. The linear gain of 8.1–11.5 dB is obtained at frequencies of over 9.0–11.0 GHz. The large-signal measurement is performed under the pulsed condition with a pulse duty-cycle of 10%. Figure 11 illustrates the measured output power, PAE, and gain of the developed GaN-on-SiC HPA as a function of frequency. The drain voltage is 30 V and the quiescent drain current density is
Fig. 10  Measured S-parameters of GaN-on-SiC HPA

Fig. 11  Measured output power, PAE and gain of the developed GaN-on-SiC HPA

Fig. 12  Schematic of the input matching circuit of GaN-on-Si HPA. Half of the circuit is shown, and the other half is symmetric.

Fig. 13  Simulated target and designed second harmonic impedances of the input matching circuits of the GaN-on-Si HPA.

50 mA/mm. A saturated output power of 42.0–44.5 dBm, associate gain of 7.8–10.7 dB, and PAE of 40–56% for 9.0–11.0 GHz is obtained. These measured results show that the lower cost amplifier exhibits comparable characteristics with all reported advanced amplifiers.

By combining GaN-on-Si MMIC DA and GaN-on-SiC HPA, an output power in excess of 20 W, gain of higher than 30.8 dB, and PAE greater than 37% is estimated for frequencies of over 9.0–11.0 GHz.

2.4 GaN-on-Si HPA with GaAs Output Matching Circuits

The circuit design and measurements of a high-gain GaN-on-Si HPA are shown. A GaAs matching circuit is employed as the output matching circuit of the final stage amplifier to realize lower losses. As illustrated in Fig. 2 (b), the high gain four-stage GaN-on-Si HPA amplifier is composed of the GaN-on-Si amplifier chip and GaAs output matching circuit, which are connected via bonding wires. The aforementioned three-stage GaN-on-Si MMIC DA, an input matching circuit as well as FETs for the final-stage are incorporated into the GaN-on-Si chip. The final stage-gate periphery of the FETs is 1 mm × 8 cells. The DA is placed vertically with respect to the final-stage amplifier to reduce the chip size and connected with HPA via a 50 Ω transmission line. The output matching circuit is the same as the GaN-on-SiC HPA described in Sect. 2.3 as the target impedances are quite similar. Although the cost to area ratio of the GaAs and GaN-on-Si is comparable, GaAs exhibits lower dielectric losses, which enables high power and high-efficiency HPA. Figure 12 illustrates a schematic of the input matching circuit of the final-stage GaN-on-Si HPA, which is newly designed for the HPA. Two high-pass and one low-pass section are utilized. Figure 13 illustrates simulated target and designed second harmonic impedances of the input matching circuits of the GaN-on-Si HPA seen from the final-stage FETs. PAE contours of the second harmonic frequency for 10 GHz are plotted by 2 pt. step. The designed impedance for the second harmonic (18–22 GHz) frequencies are also shown and the direction of the arrows indicates the low frequency to the high frequency. The impedance for the maximum PAE and the impedance for the minimum PAE are close each other. Therefore, the designed impedance is mismatched from the maximum PAE impedance so that the impedance is far from the minimum PAE impedance as in case of the GaN-on-SiC HPA. Figure 14 illustrates a photograph of the GaN-on-Si HPA with a GaAs output matching circuit. The total chip size of the GaN-on-Si chip and the GaAs chip are 3.5 mm × 3.8 mm and 2.0 mm × 3.8 mm, respectively.

Small and large-signal measurements are performed, with a drain voltage is 32 V and the quiescent drain current density of 50 mA/mm being recorded. Figure 15 illustrates the measured S-parameters of the developed GaN-on-Si MMIC HPA. A linear gain of 38.7–41.2 dB is obtained.
over frequencies of 9.0–11.0 GHz. Figure 16 illustrates measured output power, gain, and PAE for the improved GaN-on-Si HPA as a function of frequency. The large-signal measurement is operated under a pulse duty-cycle of 10%. And reports a saturated output power in the 41.8–44.8 dBm range, associated gain of 26.9–29.5 dB and PAE of 26–33% for frequencies of 9.0–11.0 GHz. While the efficiency is not as high as that of GaN-on-SiC HPA, these configurations indicate compact and high output power and gain characteristics. The effect of the machining accuracy on the performances is comparable for the two configurations because the deviation of bonding wire length connected to the output matching circuit is dominant on the performance. The configuration of amplifier stage is in a trade-off between the efficiency and the cost.

2.5 GaN-on-Si MMIC High Power SW

A cost-effective GaN-on-Si MMIC SW is designed to protect the receiving devices such as low noise amplifier (LNA) from transmission or reception of unwanted large signals. Figure 17 illustrates schematics of the developed GaN-on-Si MMIC SW. Figure 17 (a) illustrates the equivalent circuit of the developed GaN-on-Si MMIC SW. The SW has an input port and a terminal port which is terminated to 50Ω. The SW has two FETs, namely FET1 and FET2. FET1 is connected in series between the input and the output ports. A transmission line with the length of λ/4 at the center frequency followed by shunted FET2 is placed between the input and the terminal ports. A spiral inductor is connected in parallel with each FET. Gate electrodes of the FETs are connected to a common DC voltage supply with high resistance. The operation modes of the SW are controlled by a DC voltage applied to the gates of the FETs, wherein the FET shows off-capacitance when biased at −40 V and on-resistance when biased 0 V. The FETs are biased at 0 V in receive-mode and −40 V in transmit-mode, respectively. Figure 17 (b) and (c) illustrate equivalent circuits of the SW in receive-mode and transmit-mode, respectively. In receive-mode, FETs are biased at 0 V so that they behave as low on-resistance. The equivalent circuit of the receive-mode is illustrated in Fig. 17 (b). FET1 exhibits limited losses and the impedance of the shunt-connected λ/4 and FET2 exhibits open impedance looking from the input port at the center frequency. Therefore, it has low loss characteristic from the input to the output port. In transmit-mode, isolation between input and output ports must be high to protect receiving devices from high power transmit signal.
or noise. FETs are biased at −40 V so that they behave as off-capacitance. The equivalent circuit of the transmit-mode is illustrated in Fig. 17 (c). Each FET and inductance behave like an open circuit, with external signals from input port going to the terminal port. Then, it demonstrates high isolation characteristics between the input and output ports. Design of gate-width of the FETs is explained. Parallel inductors are neglected for simplification. F-matrix between the RF input and output port of the receive-mode is calculated to be

\[
F_{RX} = \begin{bmatrix}
1 & 0 \\
Z_L + jZ \tan \theta & 1
\end{bmatrix}
\begin{bmatrix}
1 & 0 \\
0 & 1
\end{bmatrix},
\]

where \(Z_0\) is the port impedance, \(Z\) and \(\theta\) are the characteristic impedance and the electrical length of the \(\lambda/4\) line, \(R_{on1}\) and \(R_{on2}\) are the on-resistance of FET1 and FET2, respectively. By assuming that \(\theta = 90\,\text{deg.}, R_{on} \equiv R_{on1} + R_{on2}, Z_L \equiv R_{on}, Z \equiv Z_0\) and \((R_{on}/Z_0)^2 \equiv 0\), Eq. (1) is transformed to

\[
F_{RX} \cong \begin{bmatrix}
1 & R_{on}/Z_0 \\
0 & 1
\end{bmatrix}.
\]

Then the insertion loss in receive-mode (IL\(_{RX}\)) is derived by calculating \(|S_{21}|\) using Eq. (2) as

\[
\text{IL}_{RX} \cong \frac{1}{1 + R_{on}/Z_0} = \frac{1}{1 + R_{on}/W_g Z_0}.
\]

where \(R_{on0}\) (\(\Omega\mm\)) is the on-resistance of the 1 mm-gate-width FET and \(W_g\) (mm) is the gate width of the FET. Similarly, F-matrix between the RF input and output port of the transmit-mode is calculated to be

\[
F_{TX} = \begin{bmatrix}
1 & 0 \\
Z_L + jZ \tan \theta & 1
\end{bmatrix}
\begin{bmatrix}
1 & 1/j\omega C_{off1} \\
0 & 1
\end{bmatrix},
\]

where \(C_{off1}\) is the off-capacitance of the FET1. By assuming that \(Z_L \equiv Z \cong Z_0\), Eq. (4) is transformed to

\[
F_{TX} \cong \begin{bmatrix}
1 & 1/j\omega C_{off1} \\
1/Z_0 & 1 + 1/j\omega C_{off1} Z_0
\end{bmatrix}.
\]

Then the isolation in transmit-mode (ISO\(_{TX}\)) is derived by calculating \(|S_{21}|\) using Eq. (5) as

\[
\text{ISO}_{TX} \cong \frac{1}{\sqrt{2.25 + (1/j\omega C_{off1} Z_0)^2}}
\]

where \(C_{off0}\) (F/mm) is the off-capacitance of the 1 mm-gate-width FET. Insertion loss and isolation are in a trade-off relation according to \(W_g\). Figure 18 shows the dependence of insertion loss and isolation on the gate width of FET according to Eq. (3) and Eq. (6) (\(Z_0 = 50\,\Omega\), \(R_{on0} = 3.7\,\Omega\mm\), \(C_{off0} = 0.186\,\text{pF/mm and } f = 10\,\text{GHz})\). Large \(W_g\) of 1 mm is employed for loss reduction and the value of the inductors is set so that the resonation frequency of \(C_{off}\) and the inductance is equal to the center frequency to improve isolation.

A photograph of the GaN-on-Si MMIC SW, with a chip size of 1.05 mm × 1.95 mm is illustrated in Fig. 19. Transmission lines between the input port and the output port are designed to be as short as possible to reduce losses. Figure 20 shows a measurement insertion loss and isolation of the developed GaN-on-Si MMIC SW. Insertion losses of 1.1–1.3 dB and isolation of 10.1–14.7 dB are obtained at frequencies of 8.0–11.5 GHz. The measured isolation is larger than the calculated loss due to the loss of transmission lines is neglected in the calculation. The measured isolation is larger.
Table 1  Comparisons of size and estimated relative cost with other published power amplifiers and a switch for X-band modules.

<table>
<thead>
<tr>
<th></th>
<th>DA</th>
<th>HPA</th>
<th>SW</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Substrate</td>
<td>Size (mm²)</td>
<td>Substrate</td>
</tr>
<tr>
<td>This</td>
<td>GaN-on-Si</td>
<td>3.9</td>
<td>GaN-on-SiC / GaAs</td>
</tr>
<tr>
<td>work</td>
<td>Case 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Case 2</td>
<td>-</td>
<td>GaN-on-Si / GaAs</td>
</tr>
</tbody>
</table>

(*) Assuming cost ratio of GaN-on-Si:GaAs:GaN-on-SiC = 1:1:2

Fig. 21  Measured large-signal characteristic of GaN-on-Si MMIC SW at 9.5 GHz.

3. Evaluation of Cost-Effectiveness

The cost-efficiency of the developed chipsets is evaluated. Table 1 summarizes comparisons of size and the estimated relative cost with other published power amplifiers and switches for X-band transmit modules. In case-1, the developed GaN-on-Si MMIC DA, the GaN-on-SiC HPA with the GaAs output matching circuit, and the GaN-on-Si MMIC SW are utilized. In case-2, the developed GaN-on-Si high-gain HPA and the GaN-on-Si MMIC SW are utilized. In case-3, conventional transmit modules composed of the GaAs DA [21], the GaN-on-SiC HPA [4] and the GaN-on-SiC SW [11] ever-reported. The cost ratio of GaAs:GaN-on-SiC is typically said to be 1:2 [29], [30]. 50% cost reduction of GaN device fabrication is achieved by using larger wafer [29]. Because large Si wafer is commonly available, cost of GaN-on-Si can be half the cost of GaN-on-SiC. The normalized cost is calculated using a chip size and assumed cost ratio of GaN-on-Si:GaAs:GaN-on-SiC = 1:1:2. By employing the chipset shown in case-1, 46% cost reduction from case-3 is estimated. The cost of case-2 is estimated to be less than half as expensive as case-3. As the output power is comparable between case-1 and case-2, only the efficiency is a trade-off factor with the cost. If power consumption of system specification was not as tight, for example, the system only required short pulse mode operation, case-2 can be the best candidate for the transmit module.

4. Conclusion

GaN chipsets for cost-effective X-band 20 W transmit modules are fabricated and measured. The chipsets include four devices, a GaN-on-Si MMIC DA, a GaN-on-SiC MMIC HPA with a GaAs MMIC input and output matching circuits, a high-gain GaN-on-Si HPA with a GaAs output matching circuit and a GaN-on-Si high power SW. The developed chipsets are estimated to be about half the cost of a conventional chipset while maintaining performances.

References

KAMIOKA et al.: X-BAND GAN CHIPSETS FOR COST-EFFECTIVE 20 W T/R MODULES


Jun Kamioka received the B.E. and M.E. degrees in physical electronics engineering from Tokyo Institute of Technology in 2012 and 2014, respectively. In 2014, he joined Information Technology Research and Development Center, Mitsubishi Electric Corporation, where he has been engaged in research and development of microwave amplifiers. He is a member of the Institute of Electronics, Information and Communications on Engeneers (IEICE), Japan.

Yoshifumi Kawamura received the B.E., M.E., and Ph.D. degrees in electronics and information engineering from Hokkaido University in 2008, 2010 and 2013, respectively. In 2013, he joined Information Technology Research and Development Center, Mitsubishi Electric Corporation, where he has been engaged in research and development of microwave amplifiers. He is a member of the Institute of Electronics, Information and Communications on Engeneers (IEICE), Japan.
Ryota Komaru received the B.E. and M.E. degrees in computer science from Kyushu Institute of Technology in 2005 and 2007, respectively. In 2007, he joined Information Technology Research and Development Center, Mitsubishi Electric Corporation, where he has been engaged in research and development of microwave circuits. He is a member of the Institute of Electronics, Information and Communications on Engineers (IEICE), Japan.

Masatake Hangai received the B.E., M.E., and Ph.D. degrees in electrical engineering from Tohoku University, Sendai, Japan, in 2000, 2002, and 2012, respectively. In 2002, he joined the Information Technology R&D Center, Mitsubishi Electric Corporation, Kamakura, Japan, where he has been engaged in research and development of microwave control circuits, microwave amplifiers, MMICs, modems, and active phased array antenna systems for satellite applications. He was the recipient of the 2011 IEEE MTT-S Japan Young Engineer Award, and the 2011 Michiyuki Uenohara Memorial Award. Dr. Hangai is a senior member of the Institute of Electronics, Information and Communications on Engineers (IEICE), Japan.

Yoshitaka Kamo received the B.E. and M.E. degrees in applied physics from Osaka City University in 1995 and 1997, respectively. In 1997, he joined High Frequency & Optical Device Works, Mitsubishi Electric Corporation, where he has been engaged in development of compound semiconductor transistors.

Tetsuo Kodera received the B.S., M.S., and D.S. degrees in physics from the University of Tokyo in 2002, 2004, and 2007, respectively. He worked as a Research Associate at the University of Tokyo, and an Assistant Professor at Tokyo Institute of Technology. He is an Associate Professor at Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, where he has been engaged in research of quantum information devices.

Shintaro Shinjo received the B.S. and M.S. degrees in physics and Ph.D. degree in engineering from Keio University, Tokyo, Japan, in 1996, 1998, and 2011, respectively. In 1998, he joined Mitsubishi Electric Corporation, Kamakura, Japan, where he has been involved in the research and development of microwave monolithic integrated circuits and solid-state power amplifiers. From 2011 to 2012, he was a visiting scholar with the University of California at San Diego, San Diego, CA, USA. He is a senior member of Electrical and Electronics Engineers (IEEE). He was a recipient of the Prize for Science and Technology (Development Category) of the Commendation for Science and Technology by the Minister of Education, Culture, Sports, Science and Technology in 2009 and the IEICE Electronics Society Award in 2011.