FOREWORD

Special Section on Parallel, Distributed, and Reconfigurable Computing, and Networking

The Special Section on Parallel, Distributed, and Reconfigurable Computing, and Networking was planned to publish high-quality papers on the recent research activities in the fields of parallel, distributed, and reconfigurable computing, and networking: innovative hardware, software, architectures, algorithms, applications, and fundamental technology for parallel, distributed, and reconfigurable computing, and networking. This special section brings timely papers together in the interdisciplinary area. These papers include the extended versions of conference papers presented at the International Symposium on Computing and Networking (CANDAR).

I would like to express the deepest appreciation to all who have helped to bring about this special section. In total, 18 papers and one letter were submitted from three countries. Then, 10 papers were accepted through the strict reviewing process by peer reviewers. I greatly appreciate the excellent job of three Guest Editors, Dr. Masahiro Iida, Dr. Toshihiro Yamauchi, and Dr. Takaaki Miyajima. I also thank the authors for their contributions to this special section and the reviewers for their comments and recommendations.

Special Section Editorial Committee Members

Guest Editors:
Masahiro Iida (Kumamoto Univ.)
Toshihiro Yamauchi (Okayama Univ.)
Takaaki Miyajima (Meiji Univ.)

Guest Associate Editors: Ikki Fujiwara (NII), Yukinobu Fukushima (Okayama Univ.), Takumi Honda (Fujitsu, Ltd.), Hiroshi Inoue (IBM Japan), Yasuaki Ito (Hiroshima Univ.), Tomonori Izumi (Ritsumeikan Univ.), Jun Kawahara (Kyoto Univ.), Kenji Kise (Tokyo Tech), Teruaki Kitasuka (Hiroshima Univ.), Hiroki Nakahara (Tokyo Univ. of Agriculture and Technology), Kohta Nakashima (Fujitsu, Ltd.), Shugo Ogawa (Hitachi, Ltd.), Kentaro Sano (RIKEN), Yukinori Sato (Toyohashi Univ. of Technology), Yuichiro Shibata (Nagasaki Univ.), Kohta Nakashima (Ritsumeikan Univ.)

Shinya Takamaeda (The Univ. of Tokyo), Guest Editor-in-Chief

Shinya Takamaeda (Member) received the B.E, M.E, and D.E degrees from Tokyo Institute of Technology, Japan in 2009, 2011, and 2014 respectively. From 2011 to 2014, he was a JSPS research fellow (DC1). From 2014 to 2016, he was an assistant professor of Nara Institute of Science and Technology, Japan. From 2016 to 2019, he was an associate professor of Hokkaido University, Japan. Since 2018, he has been a researcher of JST PRESTO. Since 2019, he has been an associate professor of The University of Tokyo, Japan. His research interests include computer architecture, high-level synthesis, and machine learning acceleration. He is a member of IEEE, IEICE, IPSJ, and JSAI.