This advance publication article will be replaced by the finalized version after proofreading.
INVITED PAPER

Analysis of Efficiency-Limiting Factors Resulting from Transistor Current Source on Class-F and Inverse Class-F Power Amplifiers

Hiroshi YAMAMOTO†, Ken KIKUCHI†, Valeria VADALA††, Gianni BOSI††, Antonio RAFFO††, and Giorgio VANNINI††, Nonmembers

SUMMARY This paper describes the efficiency-limiting factors resulting from transistor current source in the case of class-F and inverse class-F (F⁻¹) operations under saturated region. We investigated the influence of knee voltage and gate-voltage clipping behaviors on drain efficiency as limiting factors for the current source. Numerical analysis using a simplified transistor model was carried out. As a result, we have demonstrated that the limiting factor for class-F⁻¹ operation is the gate-diode conduction rather than knee voltage. On the other hand, class-F PA is restricted by the knee voltage effects. Furthermore, nonlinear measurements carried out on a GaN HEMT validate our analytical results.

key words: HEMTs, microwave amplifiers, harmonics, waveform engineering.

1. Introduction

High-efficiency power amplifiers (PAs) play a very important role in modern microwave and millimeter-wave systems. Among them, class-F and inverse class-F (F⁻¹) PAs are intensively studied [1]-[10]. Previously, class-F⁻¹ operation was strongly limited by the transistor breakdown voltage, because the maximum drain voltage of class-F⁻¹ is 1.5 times larger than that of class-F operation. GaN high electron-mobility transistor (HEMT) resolves this limitation thanks to its high breakdown voltage based on the excellent material properties.

Although many papers have reported high-efficiency class-F and class-F⁻¹ PAs investigating knee voltage effects [11]-[15], relatively few studies have demonstrated the significance of input voltage shaping and its relationship with the knee voltage, especially under saturated operation. Theoretically, an ideal class-F PA requires a squared drain-voltage waveform and a half-sinusoidal drain-current waveform [16]-[18]. In contrast, ideal class-F⁻¹ PA requires exchanged output waveforms with respect to class-F ones, i.e., a half-sinusoidal drain-voltage waveform and a squared drain-current waveform [19]. In order to realize proper class-F⁻¹ operation, Cipriani et al. [3], [20] and other authors [21]-[24] showed that a quasi-squared current waveform can be obtained by means of a sinusoidal input-voltage sufficiently large to reach transistor saturated operation. However, the influence of gate junction characteristics on drain efficiency has not been investigated.

Since the input voltage and the knee voltage are strongly related to the current source of a transistor, an accurate evaluation of the drain-current source is essential for improving the efficiency of the PA. Recently, a time-domain measurement setup working at low frequency (LF) was proposed [25]-[28]. This characterization method enables RF characteristics such as output power and drain efficiency to be accurately evaluated as well as dynamic load lines under realistic large-signal operation to be observed.

In this paper, we focus on the efficiency-limiting factors resulting from the transistor current source under class-F and class-F⁻¹ operations in a saturated power region. We investigated the influence of the knee voltage effects and the gate-voltage clipping due to the forward conduction of gate junction on drain efficiency. Simulation was carried out by using a simplified transistor model with a gate-voltage clipping behavior, where the gate junction is modeled with a diode as shown in Fig. 1. Class-F and class-F⁻¹ amplifiers are numerically compared in terms of optimum load impedance and drain efficiency under saturated operating condition. As a result, we have demonstrated that the class-F⁻¹ PA efficiency performance is restricted by the gate-diode forward current. Moreover, gate-diode characteristics generate higher harmonics of gate voltage which results in voltage waveform shaping. On the other hand, class-F PA is limited by the knee voltage effects. Vector nonlinear LF measurements performed on a GaN HEMT empirically support our analytical results.

2. Analysis for Saturated Operation of Class-F and Class-F⁻¹ PAs using a Simplified Model

In this section, we investigate the knee of the drain voltage and the clipping behavior of the gate voltage by numerical analysis. In order to investigate such effects, we used a simplified device model implementing two gate-voltage clipping behaviors: nonlinear transconductance and gate-diode characteristics. The former defines drain current clipping due to both lower bound (threshold voltage of current flowing) and upper bound (gate voltage obtaining maximum drain current). The latter defines the gate-
Schottky-diode characteristics as shown in Fig. 1. The numerical comparison is made between class-F and class-F\(^{-1}\) operating conditions under saturated operation.

![Fig. 1 Simplified transistor model including gate diode.](image)

2.1 Simplified Model Implementing Gate-Voltage Clipping Behavior

As a starting point, we adopted Cripps’s simple transistor model \([29]\), which includes knee voltage effect. Since this model does not include gate-clipping behavior, we took this effect into account by modifying the drain-current expression \(I_{ds}\) as follows:

\[
I_{ds} = I_{max} \left(1 - \exp \left(-\frac{v_{ds}}{V_k}\right)\right) f(v_{gs}) \tag{1}
\]

where \(I_{max}\) is the maximum drain current, and \(v_{ds}\) and \(v_{gs}\) are the drain-source and gate-source voltages, respectively. The knee-voltage parameter \(V_k\) is defined as a drain voltage at which the drain current is reduced to 63% of its saturated value \(I_{max}\). The function \(f(v_{gs})\) determines the normalized piece-wise linear transconductance \((I_{ds} vs. v_{gs})\) profile, which is defined by

\[
f(v_{gs}) = \begin{cases} 
0, & v_{gs} < V_{th} \\
(v_{gs} - V_{th})/(V_{gsmax} - V_{th}), & V_{th} \leq v_{gs} \leq V_{gsmax} \\
1, & V_{gsmax} < v_{gs}
\end{cases} \tag{2}
\]

where \(V_{th}\) and \(V_{gsmax}\) are the threshold and maximum gate voltages, respectively.

In addition to the transconductance characteristics, the following gate-Schottky-diode characteristics were also incorporated into the model:

\[
l_g = \begin{cases} 
0, & v_{gs} \leq V_{gsmax} \\
I_0 \left(\exp((v_{gs} - V_0)q/kT) - 1\right), & V_{gsmax} < v_{gs}\n\end{cases} \tag{3}
\]

where \(I_0\) and \(V_0\) are model parameters.

Hereafter, we consider the normalized condition for simplicity, i.e., \(I_{max} = V_{gsmax} = I_0 = V_0 = 1\) and \(V_{th} = 0\). Figure 2 shows the drain current associated to the simplified transistor model at \(V_k = 0.3\). For large-signal analysis, we performed harmonic balance simulation. A schematic used for simulation is shown in Fig. 3. Table 1 summarizes impedance terminate conditions for the simulations. Harmonics were calculated up to the 20th order for both the input and output sides.

2.2 Effects of Gate Voltage Clipping on Class-F\(^{-1}\) PAs

As mentioned previously, two different kinds of voltage clipping behaviors can be incorporated into the model. First, we performed harmonic-balance simulation using our simplified model implementing only the effect in (2) under class-F\(^{-1}\) operation. For such a class, even harmonic impedances (2\(^{nd}\) and 4\(^{th}\)) are open terminated, and odd harmonic impedances (3\(^{rd}\) and 5\(^{th}\)) are short terminated, as shown in Table 1. Source impedances including higher harmonics were fixed at 50 Ohms throughout the analysis. Normalized input power is defined as the power injected (i.e., available) into the input of the DUT under the input impedance shown in Table 1. Figure 4(a) shows the drain efficiency and gate current versus normalized input power \((P_{in})\) at \(V_k\) of 0.2 and 0.3, for a normalized output impedance of 2 and a class-B gate bias. Next, we conducted simulations using our model including both the effects in (2) and (3), as shown in Fig. 4(b).

![Fig. 2 I_d-V_d characteristics of the simplified model \((V_k = 0.3)\).](image)

![Fig. 3 Schematic used for harmonic-balance simulations](image)

<table>
<thead>
<tr>
<th>Table 1 Impedance terminate conditions for simulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>fundamental frequency</td>
</tr>
<tr>
<td>(f_0)</td>
</tr>
<tr>
<td>Output</td>
</tr>
<tr>
<td>3(f_0), 5(f_0)</td>
</tr>
<tr>
<td>Input</td>
</tr>
<tr>
<td>10(f_0) to 20(f_0)</td>
</tr>
</tbody>
</table>
YAMAMOTO et al.: ANALYSIS OF EFFICIENCY-LIMITING FACTORS RESULTING FROM TRANSISTOR CURRENT SOURCE ON CLASS-F AND INVERSE CLASS-F POWER AMPLIFIERS

Fig. 4 Simulated drain efficiency and gate current of the class-F PA: (a) the model implementing only the clipping effect in (2), (b) the model implementing both clipping effects in (2) and (3).

Figure 4(a) confirms the expected results from theory, that is, drain efficiency monotonically increases with input power and reaches efficiency limit restricted by the knee voltage effects. Obviously, the gate current never flows because the model does not include diode characteristics. In contrast, gate-current flowing is observed when the input power increases as shown in Fig. 4(b), when we take into account the gate-diode characteristics. As a consequence of the gate-current flowing, drain efficiency slightly decreases at saturated operating condition. More interestingly, higher drain efficiency is obtained at lower input power (around $P_{in} = 15$ dB) when the gate-diode characteristics are taken into account.

Fig. 5 Simulated waveforms of the class-F operation at a normalized $P_{in} = 15$ dB: (a) the normalized gate voltage, (b) the normalized gate current, (c) the normalized drain voltage, (d) the normalized drain current.

In order to investigate these differences, we analyzed input and output waveforms. Figure 5 illustrates normalized waveforms simulated at a normalized $P_{in} = 15$ dB and $V_k = 0.3$. We clearly found that the gate voltage is clipped if the gate diode is implemented as shown in Fig. 5(a). Several studies have reported the improvement of class-F PA efficiency by controlling input harmonic impedances [20]-[24]. Although input harmonic impedances are not intentionally tuned in our simulation, gate-diode characteristics generate higher harmonics of gate-voltage which result in voltage waveform shaping. Since drain current is amplified by the transconductance ($g_m$) with respect to gate voltage, the drain current is rectangularly shaped by the harmonics included in the gate voltage. We
found that the simulated maximum gate-voltage reached $V_{gs\text{max}}$ in Eq. (3) at $P_{in} = 3.9$ dB. Therefore, the gate voltage clipping occurs if $P_{in}$ is greater than 3.9 dB.

In practical terms, the drain efficiency of the model with the gate diode is 59.2%, which is higher than that (i.e., 52.5%) of the model without gate diode at $P_{in} = 15$ dB. The maximum drain efficiencies of the model with and without the gate diode are 59.5% and 58.6%, respectively. However, it must be observed that from the reliability point of view, the limitation of forward gate-current is determined by various reliability tests. If the gate current limitation is relatively severe, the attainable maximum drain efficiency will decrease.

2.3 Effects of Gate Voltage Clipping on Class-F PAs

In the same manner as the investigation of the class-F$^{-1}$ PA, we performed harmonic-balance simulations using our simplified model implemented without (Fig. 6(a)) and with gate diode (Fig. 6(b)) under class-F operation. For such a class, even harmonic impedances (2$^{\text{nd}}$ and 4$^{\text{th}}$) are short terminated, and odd harmonic impedances (3$^{\text{rd}}$ and 5$^{\text{th}}$) are open terminated, as shown in Table 1.

Unlike the class-F$^{-1}$ PA, the maximum value of drain efficiency does not change regardless of gate-diode implementation as shown in Fig. 6. Moreover, Fig. 7
illustrates normalized gate-voltage waveforms simulated at a normalized $P_{in} = 7$ dB (where the efficiency maximum is obtained) and $V_k = 0.3$. We found that the gate voltage is not clipped enough to generate higher harmonics even if the gate diode is implemented. Therefore, class-F PA efficiency performance is restricted by the knee voltage effects. This justifies why efficiency improvement of class-F PA is mainly manipulated with output harmonic impedances [3].

3. Validation by Nonlinear Measurements

In order to validate the previous analysis, LF measurements were performed on a GaN HEMT, whose gate periphery is 1 mm and gate length is 0.60 $\mu$m [30]. We adopted the LF measurement setup presented in [28]. In a few megahertz measurements, the measured reference plane is located at almost the same position as located at the intrinsic reference plane of the device. More precisely, resistive parasitic elements are present but they can be easily de-embedded. In addition, since at such frequency all the nonlinear dynamic effects associated to the intrinsic capacitances are negligible, the LF measurements allow for a direct characterization of the intrinsic drain-current source. Since device performances are deeply related to the current source, LF measurements allow for an accurate evaluation of gate-voltage clipping and knee voltage effects of transistors.

![Fig. 8 Measured load line in saturated region with the optimum impedance for output power under class-F operation (dashed line, 108 $\Omega$ for the load impedance) and class-F1 operation (solid line, 155 $\Omega$ for the load impedance). Dotted lines indicate $I_{ds}$-curve obtained by the simplified model.](image)

Figure 8 shows the measured load line under class-F1 (solid line) and class-F operation (dashed line). The operating frequency is 2 MHz. In this case the measurements were carried out with a quiescent drain current ($I_{dd0}$) of 0.5 mA and a quiescent drain voltage ($V_{dd0}$) of 50 V. Input and output harmonics were acquired up to 15th order. The load line is obtained in saturated region with the optimum impedance for output power (i.e., 155 $\Omega$ for class-F1 and 108 $\Omega$ for class-F). We also adjusted the parameters of our simplified model and show the associated $I_{ds}$ curve (dotted lines in Fig. 8).

![Fig. 9 Measured waveforms under class-F operation (dashed line) and class-F1 operation (solid line): (a) gate voltage, (b) gate current, (c) drain voltage, (d) drain current. Load impedances are the ones considered in Fig. 8.](image)

Figure 9 shows measured gate-voltage waveforms
under class-F and class-F\(^{-1}\) obtained at the same condition in Fig. 8. As we have previously confirmed in Figs. 5 and 7, gate-voltage clipping is clearly observed under class-F\(^{-1}\) operation in contrast to class-F operation. Similarly, as seen in Fig. 5, the drain current is reshaped by the clipped gate voltage.

Figure 10 reports measured drain efficiency as a function of the load impedance under class-F and class-F\(^{-1}\). In this case, the amplitude of the input incident signal is also swept in order to reach saturated output power and efficiency under the limitation of maximum average gate current of 20 mA.

![Fig. 10 Measured drain efficiency as a function of load impedance.](image)

Similar to the measurements, we performed simulation under the limitation of maximum average gate current of 20 mA. Figure 11 shows simulated results of drain efficiency by using the extracted model whose I/V characteristics are reported in Fig. 8. As shown in these figures, the simplified model is in good agreement with the experimental characterization in Figure 10 when the gate-current limitation is taken into account.

![Fig. 11 Simulated drain efficiency as a function of load impedance.](image)

In order to further clarify the limiting factor of the gate current associated to transistor reliability, we performed simulation without the gate current limitation, which are also shown in Figure 11. For the class-F\(^{-1}\) PA, the efficiency improves when the gate current limitation is not considered, while no change in efficiency was observed in the class-F PA. Hence, the class-F\(^{-1}\) PA is restricted by the maximum gate currents, whereas the class-F PA is restricted by the knee voltage effects. As a result, the LF measurements on a GaN HEMT support our analytical results.

Needless to say, for high-frequency PAs, influence of reactive components (e.g., nonlinear gate capacitance) of transistor should be also taken into an account.

4. Conclusions

In this paper, we describe the efficiency-limiting factors resulting from current source in case of class-F and class-F\(^{-1}\) operations under saturated regime. We investigated the influence of the knee-voltage effects and the gate-voltage clipping due to the gate-diode characteristics on GaN HEMT drain efficiency. Numerical analysis was carried out using a simplified transistor model with a gate-voltage clipping behavior. Class-F and class-F\(^{-1}\) amplifiers are numerically compared in terms of load impedance and drain efficiency under saturated operating condition. As a result, we have demonstrated that the limiting factor for the class-F\(^{-1}\) operation is the gate-diode current rather than knee voltage. Moreover, the gate-diode characteristics generate higher harmonics of gate voltage which results in gate voltage and drain current waveform shaping. On the other hand, the class-F PA performance is limited by the knee voltage effects. Finally, nonlinear LF measurements carried out on a GaN HEMT definitely assess our analytical results.

Acknowledgments

This work was partly supported by the Italian Ministry of University and Research (MUR) through the PRIN 2017 Project under Grant 2017FL8C9N.

References


International Workshop on Integrated Nonlinear Microwave and Millimetre-wave Circuits (INMMiC), pp. 1-3, October 2015.


International Workshop on Integrated Nonlinear Microwave and Millimetre-wave Circuits (INMMiC), pp. 1-3, October 2015.


Valeria Vadalà (S’07–M’11) was born in Reggio Calabria, Italy, in 1982. She received the M.S. degree cum laude in electronic engineering from the “Mediterranea” University of Reggio Calabria, Reggio Calabria, Italy, in 2006 and the Ph.D. degree in information engineering from the University of Ferrara, Ferrara, Italy, in 2010. She is currently in the Department of Engineering, University of Ferrara, as Assistant Professor and teaches the course of electronic instrumentation and measurement. Her current research interests include nonlinear electron-device characterization and modeling and circuit-design techniques for nonlinear microwave and millimeter wave applications.

Gianni Bosi (S’11–M’15) was born in Copparo (FE), Italy, in 1986. He received the M.S. degree (with honors) in engineering and technologies for telecommunications and electronics and PhD degree in information engineering from the University of Ferrara, Ferrara, Italy, in 2010 and 2014 respectively. Since 2011, he has been with the Engineering Department, University of Ferrara. His research activity is mainly oriented to nonlinear characterization and modeling of microwave EDs, HMICs and MMIC design.

Antonio Raffo (S’04–M’07) was born in Taranto, Italy, in 1976. He received the M.S. degree cum laude in electronic engineering and Ph.D. degree in information engineering from the University of Ferrara, Ferrara, Italy, in 2002 and 2006, respectively. Since 2002, he has been with the Department of Engineering, University of Ferrara, where he is currently a Research Associate and teaches courses in circuit theory and high-frequency circuit design. He has co-authored more than 140 publications in international journals and conferences and co-edited Microwave Wireless Communications: From Transistor to System Level (Elsevier, 2016). His current research interests include nonlinear electron device characterization and modeling and circuit-design techniques for nonlinear microwave and millimeter-wave applications. Prof. Raffo is the Chair of the IEEE Microwave Measurement Technical Committee and a member of the Technical Program Committee of the IEEE International Workshop on Integrated Nonlinear Microwave and Millimetre-wave Circuits (INMMIC). He serves as an Associate Editor of the International Journal of Numerical Modeling: Electronic Networks, Devices, and Fields, and was the Technical Program Committee Chair of the IEEE INMMIC Conference, Leuven, Belgium, in 2014.

Giorgio Vannini (S’87–M’92) received the Laurea degree in electronic engineering and Ph.D. degree in electronic and computer science engineering, from the University of Bologna, Bologna, Italy. In 1992, he joined the Department of Electronics, University of Bologna, as a Research Associate. From 1994 to 1998, he was with the Research Centre on Electronics, Computer science and Telecommunication Engineering, National Research Council (CSITE), Bologna, Italy, where he was responsible for MMIC testing and the Computer-Aided Design (CAD) Laboratory. In 1998, he joined the University of Ferrara, Ferrara, Italy, as an Associate Professor, and since 2005, as a Full Professor of electronics. He was Head of the Engineering Department from 2007 to 2015 and Member of the Board of Directors from 2010 to 2012. During his academic career he has coauthored over 250 articles devoted to electron device modeling, computer aided design techniques for MMICs, and nonlinear circuit analysis and design. He is a cofounder of the academic spinoff Microwave Electronics for Communications (MEC).