Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2008/04/01
Vol. E91-C
No. 4 ;
pp. 571-580
Type of Manuscript:
Special Section PAPER (Special Section on Advanced Technologies in Digital LSIs and Memories)
Category:
Keyword:
3D IC, redundant vias, via placement, delay, signal integrity, impedance matching, |