|
| Keyword : validation
|
A Toolset for Validation and Verification of Automotive Control Software Using Formal Patterns
Yunja CHOI Dongwoo KIM | Publication:
Publication Date: 2017/07/01
Vol. E100-D
No. 7 ;
pp. 1526-1529
Type of Manuscript:
LETTER
Category: Software System
Keyword:
validation, verification, OSEK/VDX, patterns, | | | Summary | Full Text:PDF(399.4KB) | |
| |
| |
| |
|
Statechart Methodology for the Design, Validation, and Synthesis of Large Scale Asynchronous Systems
Rakefet KOL Ran GINOSAR Goel SAMUEL | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 1997/03/25
Vol. E80-D
No. 3 ;
pp. 308-314
Type of Manuscript:
Special Section PAPER (Special Issue on Asynchronous Circuit and System Design)
Category: Specification Description
Keyword:
asynchronous logic design, statechart, validation, synthesis, | | | Summary | Full Text:PDF(572.8KB) | |
|
Validation of UDL/I Test Suites and UDL/I Simulation/Synthesis Environment
Hiroyuki KANBARA Satoshi YOKOTA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1995/12/25
Vol. E78-A
No. 12 ;
pp. 1749-1754
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category:
Keyword:
hardware description language, test suites, validation, CAD, | | | Summary | Full Text:PDF(434.3KB) | |
|
|
