Keyword : two-pattern testing


Test Compression for Robust Testable Path Delay Fault Testing Using Interleaving and Statistical Coding
Kazuteru NAMBA Hideo ITO 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2009/02/01
Vol. E92-D  No. 2 ; pp. 269-282
Type of Manuscript:  PAPER
Category: Dependable Computing
Keyword: 
test compressionstatistical codingrun-length codingdelay fault testingtwo-pattern testingscan testing
 Summary | Full Text:PDF

Scan Design for Two-Pattern Test without Extra Latches
Kazuteru NAMBA Hideo ITO 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2005/12/01
Vol. E88-D  No. 12 ; pp. 2777-2785
Type of Manuscript:  PAPER
Category: Dependable Computing
Keyword: 
two-pattern testingdelay fault testingscan designenhanced scan
 Summary | Full Text:PDF

Deterministic Delay Fault BIST Using Adjacency Test Pattern Generation
Kazuteru NAMBA Hideo ITO 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2005/09/01
Vol. E88-D  No. 9 ; pp. 2135-2142
Type of Manuscript:  PAPER
Category: Dependable Computing
Keyword: 
two-pattern testingadjacency testdeterministic test generationBIST
 Summary | Full Text:PDF

Two-Pattern Test Capabilities of Autonomous TGP Circuits
Kiyoshi FURUYA Edward J. McCLUSKEY 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 1993/07/25
Vol. E76-D  No. 7 ; pp. 800-808
Type of Manuscript:  Special Section PAPER (Special Issue on VLSI Testing and Testable Design)
Category: 
Keyword: 
two-pattern testingbuilt-in self-testTPG circuitlinear sequential circuittransition coverage
 Summary | Full Text:PDF