IEICE Trans

Keyword : test data compression

A Novel Dictionary-Based Method for Test Data Compression Using Heuristic Algorithm Diancheng WU Jiarui LI Leiou WANG Donghui WANG Chengpeng HAO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2016/06/01 Vol. E99-C No. 6 ; pp. 730-733 Type of Manuscript: BRIEF PAPER Category: Semiconductor Materials and Devices Keyword: automatic test equipment, test data compression, heuristic algorithm, maximum clique problem, dictionary-based compression,
	Summary \| Full Text:PDF

A Novel Test Data Compression Scheme for SoCs Based on Block Merging and Compatibility Tiebin WU Hengzhu LIU Botao ZHANG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2014/07/01 Vol. E97-A No. 7 ; pp. 1452-1460 Type of Manuscript: Special Section PAPER (Special Section on Design Methodologies for System on a Chip) Category: Keyword: test data compression, block merging, compatibility, test application time, code-based testing, system-on-chip (SoC),
	Summary \| Full Text:PDF

A Novel Pattern Run-Length Coding Method for Test Data Compression Diancheng WU Yu LIU Hao ZHU Donghui WANG Chengpeng HAO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2013/09/01 Vol. E96-C No. 9 ; pp. 1201-1204 Type of Manuscript: BRIEF PAPER Category: Integrated Electronics Keyword: Automatic Test Equipment, test data compression, pattern run-length coding, X-assigning,
	Summary \| Full Text:PDF

Extended Selective Encoding of Scan Slices for Reducing Test Data and Test Power Jun LIU Yinhe HAN Xiaowei LI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2010/08/01 Vol. E93-D No. 8 ; pp. 2223-2232 Type of Manuscript: PAPER Category: Information Network Keyword: selective encoding, test data compression, test power reduction, flexible grouping, X-filling,
	Summary \| Full Text:PDF

Selective Scan Slice Grouping Technique for Efficient Test Data Compression Yongjoon KIM Jaeseok PARK Sungho KANG
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2010/02/01 Vol. E93-D No. 2 ; pp. 380-383 Type of Manuscript: LETTER Category: Dependable Computing Keyword: design for testability (DfT), scan testing, SoC test, test data compression,
	Summary \| Full Text:PDF

X-Handling for Current X-Tolerant Compactors with More Unknowns and Maximal Compaction Youhua SHI Nozomu TOGAWA Masao YANAGISAWA Tatsuo OHTSUKI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/12/01 Vol. E92-A No. 12 ; pp. 3119-3127 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Logic Synthesis, Test and Verfication Keyword: scan test, test data compression, X-masking,
	Summary \| Full Text:PDF

Grouped Scan Slice Repetition Method for Reducing Test Data Volume and Test Application Time Yongjoon KIM Myung-Hoon YANG Jaeseok PARK Eunsei PARK Sungho KANG
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2009/07/01 Vol. E92-D No. 7 ; pp. 1462-1465 Type of Manuscript: LETTER Category: VLSI Systems Keyword: design for testability (DfT), scan testing, test data compression,
	Summary \| Full Text:PDF

A Unified Test Compression Technique for Scan Stimulus and Unknown Masking Data with No Test Loss Youhua SHI Nozomu TOGAWA Masao YANAGISAWA Tatsuo OHTSUKI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/12/01 Vol. E91-A No. 12 ; pp. 3514-3523 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Logic Synthesis, Test and Verification Keyword: scan test, test data compression, X-masking,
	Summary \| Full Text:PDF

Test Data Compression for Scan-Based BIST Aiming at 100x Compression Rate Masayuki ARAI Satoshi FUKUMOTO Kazuhiko IWASAKI Tatsuru MATSUO Takahisa HIRAIDE Hideaki KONISHI Michiaki EMORI Takashi AIKYO
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2008/03/01 Vol. E91-D No. 3 ; pp. 726-735 Type of Manuscript: Special Section PAPER (Special Section on Test and Verification of VLSIs) Category: Test Compression Keyword: test data compression, test response compaction, BIST-aided scan test, X-value, ATPG,
	Summary \| Full Text:PDF

Low-Cost IP Core Test Using Tri-Template-Based Codes Gang ZENG Hideo ITO
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2007/01/01 Vol. E90-D No. 1 ; pp. 288-295 Type of Manuscript: PAPER Category: Dependable Computing Keyword: design for testability, IP core testing, test cost reduction, test data compression,
	Summary \| Full Text:PDF

Selective Low-Care Coding: A Means for Test Data Compression in Circuits with Multiple Scan Chains Youhua SHI Nozomu TOGAWA Shinji KIMURA Masao YANAGISAWA Tatsuo OHTSUKI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/04/01 Vol. E89-A No. 4 ; pp. 996-1004 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: test data compression, test channels, scan test,
	Summary \| Full Text:PDF

Concurrent Core Testing for SOC Using Merged Test Set and Scan Tree Gang ZENG Hideo ITO
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2006/03/01 Vol. E89-D No. 3 ; pp. 1157-1164 Type of Manuscript: PAPER Category: Dependable Computing Keyword: concurrent testing, SOC testing, test cost reduction, test data compression,
	Summary \| Full Text:PDF

X-Tolerant Test Data Compression for SOC with Enhanced Diagnosis Capability Gang ZENG Hideo ITO
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2005/07/01 Vol. E88-D No. 7 ; pp. 1662-1670 Type of Manuscript: PAPER Category: Dependable Computing Keyword: SOC testing, test cost reduction, test data compression, unknown state, test diagnosis,
	Summary \| Full Text:PDF

A Hybrid Dictionary Test Data Compression for Multiscan-Based Designs Youhua SHI Shinji KIMURA Masao YANAGISAWA Tatsuo OHTSUKI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2004/12/01 Vol. E87-A No. 12 ; pp. 3193-3199 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Test Keyword: test data compression, test slice, multiple scan chain, ATE,
	Summary \| Full Text:PDF

A Selective Scan Chain Reconfiguration through Run-Length Coding for Test Data Compression and Scan Power Reduction Youhua SHI Shinji KIMURA Masao YANAGISAWA Tatsuo OHTSUKI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2004/12/01 Vol. E87-A No. 12 ; pp. 3208-3215 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Test Keyword: test data compression, scan chain reconfiguration, run-length coding, scan-in power consumption,
	Summary \| Full Text:PDF