Keyword List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
-
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
-
Editorial Board
Editorial Board
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Editorial Board[JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Archive
-
Open Access Papers
Trans. Commun. (Free)
Trans. Commun.
Trans. Commun.(JPN Edition)
Trans. Electron. (Free)
Trans. Electron.
Trans. Electron.(JPN Edition)
Trans. Inf.&Syst. (Free)
Trans. Inf.&Syst.
Trans. Inf.&Syst.(JPN Edition)
-
Link
Subscription
For Authors
Statistics:
Accepting ratio,review period etc.
IEICE Home Page
-
Others
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Keyword : test cost
An Area-Efficient Scalable Test Module to Support Low Pin-Count Testing
Tong-Yu HSIEH
Tai-Ping WANG
Shuo YANG
Chin-An HSU
Yi-Lung LIN
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
2016/03/01
Vol.
E99-C
No.
3
;
pp.
404-414
Type of Manuscript:
PAPER
Category:
Electronic Circuits
Keyword:
low-pin count testing
,
multi-site testing
,
test cost
,
scalability
,
ATE utilization
,
Summary
|
Full Text:PDF
(2.8MB)
An Optimization Mechanism for Mid-Bond Testing of TSV-Based 3D SoCs
Kele SHEN
Zhigang YU
Zhou JIANG
Publication:
IEICE TRANSACTIONS on Electronics
Publication Date:
2016/02/01
Vol.
E99-C
No.
2
;
pp.
308-315
Type of Manuscript:
PAPER
Category:
Semiconductor Materials and Devices
Keyword:
core selection
,
test time
,
test cost
,
optimization
,
3D SoC
,
Summary
|
Full Text:PDF
(597.2KB)
An Analysis of the Economics of the VLSI Development Including Test Cost
Koji NAKAMAE
Homare SAKAMOTO
Hiromu FUJIOKA
Publication:
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date:
1994/04/25
Vol.
E77-A
No.
4
;
pp.
698-705
Type of Manuscript:
PAPER
Category:
Computer Aided Design (CAD)
Keyword:
testing and verification
,
economics of VLSI development
,
test cost
,
VLSI development cycle
,
EB tester
,
FIB reconstruction
,
fault modeling
,
Summary
|
Full Text:PDF
(597.6KB)