IEICE Trans

Keyword : systolic array

Bit-Parallel Systolic Architecture for AB and AB² Multiplications over GF(2^m) Kee-Won KIM
Publication: Publication Date: 2022/05/01 Vol. E105-C No. 5 ; pp. 203-206 Type of Manuscript: BRIEF PAPER Category: Electronic Circuits Keyword: finite fields, modular multiplication, power-sum, systolic array, cryptography,
	Summary \| Full Text:PDF

Model Reverse-Engineering Attack against Systolic-Array-Based DNN Accelerator Using Correlation Power Analysis Kota YOSHIDA Mitsuru SHIOZAKI Shunsuke OKURA Takaya KUBOTA Takeshi FUJINO
Publication: Publication Date: 2021/01/01 Vol. E104-A No. 1 ; pp. 152-161 Type of Manuscript: Special Section PAPER (Special Section on Cryptography and Information Security) Category: Keyword: model extraction attack, deep neural networks, correlation power analysis, systolic array,
	Summary \| Full Text:PDF

Daisy-Chained Systolic Array and Reconfigurable Memory Space for Narrow Memory Bandwidth Jun IWAMOTO Yuma KIKUTANI Renyuan ZHANG Yasuhiko NAKASHIMA
Publication: Publication Date: 2020/03/01 Vol. E103-D No. 3 ; pp. 578-589 Type of Manuscript: PAPER Category: Computer System Keyword: systolic array, reconfigurable memory space, memory bandwidth,
	Summary \| Full Text:PDF

High-Throughput Rapid Single-Flux-Quantum Circuit Implementations for Exponential and Logarithm Computation Using the Radix-2 Signed-Digit Representation Masamitsu TANAKA Kazuyoshi TAKAGI Naofumi TAKAGI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2016/06/01 Vol. E99-C No. 6 ; pp. 703-709 Type of Manuscript: Special Section PAPER (Special Section on Cutting-Edge Technologies of Superconducting Electronics) Category: Keyword: digital arithmetic, digit-serial processing, hardware algorithm, rapid single-flux-quantum logic, signed-digit representation, systolic array,
	Summary \| Full Text:PDF

Low Complexity Systolic Array Structure for Extended QRD-RLS Equalizer Ji-Hye SHIN Young-Beom JANG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2012/12/01 Vol. E95-A No. 12 ; pp. 2407-2414 Type of Manuscript: PAPER Category: Digital Signal Processing Keyword: equalizer, extended QRD-RLS, systolic array, CORDIC,
	Summary \| Full Text:PDF

A Sub 100 mW H.264 MP@L4.1 Integer-Pel Motion Estimation Processor Core for MBAFF Encoding with Reconfigurable Ring-Connected Systolic Array and Segmentation-Free, Rectangle-Access Search-Window Buffer Yuichiro MURACHI Junichi MIYAKOSHI Masaki HAMAMOTO Takahiro IINUMA Tomokazu ISHIHARA Fang YIN Jangchung LEE Hiroshi KAWAGUCHI Masahiko YOSHIMOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2008/04/01 Vol. E91-C No. 4 ; pp. 465-478 Type of Manuscript: Special Section PAPER (Special Section on Advanced Technologies in Digital LSIs and Memories) Category: Keyword: low power, motion estimation, H.264, systolic array, MBAFF, SRAM,
	Summary \| Full Text:PDF

Resource and Performance Evaluations of Fixed Point QRD-RLS Systolic Array through FPGA Implementation Yoshiaki YOKOYAMA Minseok KIM Hiroyuki ARAI
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2008/04/01 Vol. E91-B No. 4 ; pp. 1068-1075 Type of Manuscript: PAPER Category: Wireless Communication Technologies Keyword: systolic array, QR decomposition, RLS, CORDIC, FPGA,
	Summary \| Full Text:PDF

A High-Speed Pipelined Degree-Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon Decoders Seungbeom LEE Hanho LEE
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/03/01 Vol. E91-A No. 3 ; pp. 830-835 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: Reed-Solomon (RS) codes, degree-computationless, modified Eulclidean, systolic array,
	Summary \| Full Text:PDF

A Sub-mW H.264 Baseline-Profile Motion Estimation Processor Core with a VLSI-Oriented Block Partitioning Strategy and SIMD/Systolic-Array Architecture Junichi MIYAKOSHI Yuichiro MURACHI Tetsuro MATSUNO Masaki HAMAMOTO Takahiro IINUMA Tomokazu ISHIHARA Hiroshi KAWAGUCHI Masayuki MIYAMA Masahiko YOSHIMOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/12/01 Vol. E89-A No. 12 ; pp. 3623-3633 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: VLSI Architecture Keyword: low power, motion estimation, H.264, SIMD, systolic array,
	Summary \| Full Text:PDF

Merging of Systolic Messy Arrays Based on Data Flows Makio ISHIHARA Hironori KIDA Minoru TANAKA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/02/01 Vol. E89-A No. 2 ; pp. 639-643 Type of Manuscript: LETTER Category: General Fundamentals and Boundaries Keyword: merging, systolic messy array, systolic array, data flow,
	Summary \| Full Text:PDF

Systolic OMF-RAKE: Linear Interference Canceller Utilizing Systolic Array for Mobile Communications Thet Htun KHINE Kazuhiko FUKAWA Hiroshi SUZUKI
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2005/05/01 Vol. E88-B No. 5 ; pp. 2128-2135 Type of Manuscript: PAPER Category: Wireless Communication Technologies Keyword: DS-CDMA, blind linear-interference-canceller, RAKE, QR-RLS, systolic array,
	Summary \| Full Text:PDF

Reliable Data Routing for Spatial-Temporal TMR Multiprocessor Systems Mineo KANEKO
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2001/12/01 Vol. E84-D No. 12 ; pp. 1790-1800 Type of Manuscript: PAPER Category: Fault Tolerance Keyword: systolic array, fault tolerance, on-line error correction, routing, network architecture, ,
	Summary \| Full Text:PDF

Efficient Telescopic Search Motion-Estimation Architecture Based on Data-Flow Optimization Wujian ZHANG Runde ZHOU Tsunehachi ISHITANI Ryota KASAI Toshio KONDO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2001/03/01 Vol. E84-C No. 3 ; pp. 390-398 Type of Manuscript: PAPER Category: Integrated Electronics Keyword: motion estimation, telescopic search, systolic array, latency, low-power,
	Summary \| Full Text:PDF

Systolic Implementations of Modified Gaussian Eliminations for the Decoding of Reed-Solomon Codes Chih-Wei LIU Li-Lien LIN
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/10/25 Vol. E82-A No. 10 ; pp. 2251-2258 Type of Manuscript: PAPER Category: Information Theory and Coding Theory Keyword: systolic array, Gaussian elimination, RS code, Hong-Vetterli algorithm, FIA, Berlekamp-Massey algorithm,
	Summary \| Full Text:PDF

Design Optimization of VLSI Array Processor Architecture for Window Image Processing Dongju LI Li JIANG Hiroaki KUNIEDA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/08/25 Vol. E82-A No. 8 ; pp. 1475-1484 Type of Manuscript: Special Section PAPER (Special Section on Digital Signal Processing) Category: Keyword: image processing, array processor, window operation, systolic array,
	Summary \| Full Text:PDF

Memory Sharing Processor Array (MSPA) Architecture Dongju LI Hiroaki KUNIEDA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1996/12/25 Vol. E79-A No. 12 ; pp. 2086-2096 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: processor array, data-path synthesis, systolic array,
	Summary \| Full Text:PDF

A Systematic Design of Fault Tolerant Systolic Arrays Based on Triple Modular Redundancy in Time-Processor Space Mineo KANEKO Hiroyuki MIYAUCHI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1996/12/25 Vol. E79-D No. 12 ; pp. 1676-1689 Type of Manuscript: PAPER Category: Fault Tolerant Computing Keyword: VLSI array processor, systolic array, fault tolerance, communication link, dependence graph,
	Summary \| Full Text:PDF

A Highly Parallel Systolic Tridiagonal Solver Takashi NARITOMI Hirotomo ASO
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1996/09/25 Vol. E79-D No. 9 ; pp. 1241-1247 Type of Manuscript: PAPER Category: Computer Systems Keyword: scientific computing, parallel processing, parallel algorithm, tridiagonal linear system, systolic array,
	Summary \| Full Text:PDF

A Half-Pel Precision Motion Estimation Processor for NTSC-Resolution Video Shin-ichi URAMOTO Akihiko TAKABATAKE Mitsuyoshi SUZUKI Hiroki SAKURAI Masahiko YOSHIMOTO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1994/12/25 Vol. E77-C No. 12 ; pp. 1930-1936 Type of Manuscript: Special Section PAPER (Special Issue on Multimedia, Analog and Processing LSIs) Category: Processors Keyword: image compression, motion estimation, systolic array,
	Summary \| Full Text:PDF

Mapping QR Decomposition on Parallel Computers: A Study Case for Radar Applications Antonio d'ACIERNO Michele CECCARELLI Alfonso FARINA Alfredo PETROSINO Luca TIMMONERI
Publication: IEICE TRANSACTIONS on Communications Publication Date: 1994/10/25 Vol. E77-B No. 10 ; pp. 1264-1271 Type of Manuscript: PAPER Category: Electronic and Radio Applications Keyword: Radar, sidelobe canceler, QR decomposition, parallel processing, systolic array, MIMD computers, SIMD computers,
	Summary \| Full Text:PDF

Application of DBF Technique to Radar Systems Shin'ichi TAKEYA Mitsuyoshi SHINONAGA Yoshitaka SASAKI Hiroshi MIYAUCHI Masanori MATSUMURA Tasuku MOROOKA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 1994/02/25 Vol. E77-B No. 2 ; pp. 256-260 Type of Manuscript: PAPER Category: Electronic and Radio Applications Keyword: digital beamforming, systolic array, adaptive array, multi-beamforming,
	Summary \| Full Text:PDF

Reconfiguration Algorithm for Modular Redundant Linear Array Chang CHEN An FENG Yoshiaki KAKUDA Tohru KIKUNO
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1993/02/25 Vol. E76-D No. 2 ; pp. 210-218 Type of Manuscript: PAPER Category: Fault Tolerant Computing Keyword: fault tolerant computing, systolic array, N-modular redundancy, reconfigurable modular redundant linear array, reconfiguration algorithm,
	Summary \| Full Text:PDF