IEICE Trans

Keyword : sum-product algorithm

Multi-Stage Decoding Scheme with Post-Processing for LDPC Codes to Lower the Error Floors Beomkyu SHIN Hosung PARK Jong-Seon NO Habong CHUNG
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2011/08/01 Vol. E94-B No. 8 ; pp. 2375-2377 Type of Manuscript: LETTER Category: Fundamental Theories for Communications Keyword: error floor, log-likelihood ratio (LLR), low-density parity-check (LDPC) codes, sum-product algorithm,
	Summary \| Full Text:PDF(306.6KB)

A Low-Complexity and High-Performance 2D Look-Up Table for LDPC Hardware Implementation Jung-Chieh CHEN Po-Hui YANG Jenn-Kaie LAIN Tzu-Wen CHUNG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/11/01 Vol. E92-A No. 11 ; pp. 2941-2944 Type of Manuscript: LETTER Category: Coding Theory Keyword: LDPC, sum-product algorithm, 2D LUT,
	Summary \| Full Text:PDF(280.9KB)

Data Fusion of TOA and AOA Measurements for Target Location Estimation in Heterogeneous Wireless Sensor Networks Using Factor Graphs Jung-Chieh CHEN
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/11/01 Vol. E92-A No. 11 ; pp. 2927-2931 Type of Manuscript: LETTER Category: Digital Signal Processing Keyword: target location estimation, heterogeneous wireless sensor networks, factor graph, sum-product algorithm,
	Summary \| Full Text:PDF(302.6KB)

High-Throughput Bit-Serial LDPC Decoder LSI Based on Multiple-Valued Asynchronous Interleaving Naoya ONIZAWA Takahiro HANYU Vincent C. GAUDET
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2009/06/01 Vol. E92-C No. 6 ; pp. 867-874 Type of Manuscript: PAPER Category: Electronic Circuits Keyword: error control coding, LDPC codes, sum-product algorithm, asynchronous data transfer, multiple-valued current-mode circuit,
	Summary \| Full Text:PDF(775.8KB)

A Novel Strategy Using Factor Graphs and the Sum-Product Algorithm for Satellite Broadcast Scheduling Problems Jung-Chieh CHEN
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2008/03/01 Vol. E91-B No. 3 ; pp. 927-930 Type of Manuscript: LETTER Category: Wireless Communication Technologies Keyword: SBS problem, factor graph, sum-product algorithm,
	Summary \| Full Text:PDF(246.4KB)

Transformation of a Parity-Check Matrix for a Message-Passing Algorithm over the BEC Naoto KOBAYASHI Toshiyasu MATSUSHIMA Shigeichi HIRASAWA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/05/01 Vol. E89-A No. 5 ; pp. 1299-1306 Type of Manuscript: Special Section PAPER (Special Section on Discrete Mathematics and Its Applications) Category: Keyword: low-density parity-check code, sum-product algorithm, binary erasure channel, generalized parity-check matrix,
	Summary \| Full Text:PDF(456.5KB)

Construction of Cyclic Codes Suitable for Iterative Decoding via Generating Idempotents Tomoharu SHIBUYA Kohichi SAKANIWA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2003/04/01 Vol. E86-A No. 4 ; pp. 928-939 Type of Manuscript: PAPER Category: Coding Theory Keyword: Tanner graphs, cyclic codes, LDPC codes, sum-product algorithm, iterative decoding,
	Summary \| Full Text:PDF(690.4KB)

A Coded Modulation Scheme Based on Low Density Parity Check Codes Tadashi WADAYAMA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2001/10/01 Vol. E84-A No. 10 ; pp. 2523-2527 Type of Manuscript: Special Section LETTER (Special Section on Information Theory and Its Applications) Category: Coding Theory Keyword: LDPC code, sum-product algorithm, coded modulation,
	Summary \| Full Text:PDF(512.4KB)