Keyword : stride scheduling


Area-Efficient QC-LDPC Decoder Architecture Based on Stride Scheduling and Memory Bank Division
Bongjin KIM In-Cheol PARK 
Publication:   IEICE TRANSACTIONS on Communications
Publication Date: 2013/07/01
Vol. E96-B  No. 7 ; pp. 1772-1779
Type of Manuscript:  PAPER
Category: Fundamental Theories for Communications
Keyword: 
low-density parity-check (LDPC) codesmulti-mode decoderlow-area architecturestride scheduling
 Summary | Full Text:PDF