Keyword List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
-
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
-
Editorial Board
Editorial Board
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Editorial Board[JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Archive
-
Open Access Papers
Trans. Commun. (Free)
Trans. Commun.
Trans. Commun.(JPN Edition)
Trans. Electron. (Free)
Trans. Electron.
Trans. Electron.(JPN Edition)
Trans. Inf.&Syst. (Free)
Trans. Inf.&Syst.
Trans. Inf.&Syst.(JPN Edition)
-
Link
Subscription
For Authors
Statistics:
Accepting ratio,review period etc.
IEICE Home Page
-
Others
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Keyword : stochastic logic
Hardware Implementation of an Inverse Function Delayed Neural Network Using Stochastic Logic
Hongge LI
Yoshihiro HAYAKAWA
Shigeo SATO
Koji NAKAJIMA
Publication:
IEICE TRANSACTIONS on Information and Systems
Publication Date:
2006/09/01
Vol.
E89-D
No.
9
;
pp.
2572-2578
Type of Manuscript:
PAPER
Category:
Biocybernetics, Neurocomputing
Keyword:
inverse function delayed model
,
associative memory
,
field programmable gate array (FPGA)
,
stochastic logic
,
Summary
|
Full Text:PDF
(583.5KB)
Single Electron Stochastic Neural Network
Hisanao AKIMA
Saiboku YAMADA
Shigeo SATO
Koji NAKAJIMA
Publication:
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date:
2004/09/01
Vol.
E87-A
No.
9
;
pp.
2221-2226
Type of Manuscript:
Special Section PAPER (Special Section on Nonlinear Theory and its Applications)
Category:
Keyword:
single electron transistor (SET)
,
artificial neural network (ANN)
,
stochastic logic
,
single electron random number generator
,
Summary
|
Full Text:PDF
(685.8KB)
Implementation of Continuous-Time Dynamics on Stochastic Neurochip
Shunsuke AKIMOTO
Akiyoshi MOMOI
Shigeo SATO
Koji NAKAJIMA
Publication:
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date:
2004/09/01
Vol.
E87-A
No.
9
;
pp.
2227-2232
Type of Manuscript:
Special Section PAPER (Special Section on Nonlinear Theory and its Applications)
Category:
Keyword:
stochastic logic
,
nonmonotonic neuron
,
continuous-time dynamics
,
asynchronous updating
,
associative memories
,
traveling salesman problem
,
large scale integration (LSI) implementation
,
Summary
|
Full Text:PDF
(680.1KB)