IEICE Trans

Keyword : simulated annealing

Simulated Annealing Method for Relaxed Optimal Rule Ordering Takashi HARADA Ken TANAKA Kenji MIKAWA
Publication: Publication Date: 2020/03/01 Vol. E103-D No. 3 ; pp. 509-515 Type of Manuscript: Special Section PAPER (Special Section on Foundations of Computer Science — Frontiers of Theory of Computation and Algorithm —) Category: Keyword: packet classification, relaxed optimal rule ordering, NP-hard, simulated annealing, zero-suppressed binary decision diagram,
	Summary \| Full Text:PDF(544.4KB)

Cloud Annealing: A Novel Simulated Annealing Algorithm Based on Cloud Model Shanshan JIAO Zhisong PAN Yutian CHEN Yunbo LI
Publication: Publication Date: 2020/01/01 Vol. E103-D No. 1 ; pp. 85-92 Type of Manuscript: PAPER Category: Fundamentals of Information Systems Keyword: simulated annealing, Gaussian Cloud model, cooling schedule, solution perturbation, optimization algorithm,
	Summary \| Full Text:PDF(572.5KB)

FPGA-Based Annealing Processor with Time-Division Multiplexing Kasho YAMAMOTO Masayuki IKEBE Tetsuya ASAI Masato MOTOMURA Shinya TAKAMAEDA-YAMAZAKI
Publication: Publication Date: 2019/12/01 Vol. E102-D No. 12 ; pp. 2295-2305 Type of Manuscript: Special Section PAPER (Special Section on Parallel and Distributed Computing and Networking) Category: Computer System Keyword: ising model, annealing processor, simulated annealing,
	Summary \| Full Text:PDF(2MB)

Compaction of Topological Quantum Circuits by Modularization Kota ASAI Shigeru YAMASHITA
Publication: Publication Date: 2019/04/01 Vol. E102-A No. 4 ; pp. 624-632 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: topological quantum computation, qubit layout, circuit optimization, simulated annealing,
	Summary \| Full Text:PDF(2.1MB)

Self-Paced Learning with Statistics Uncertainty Prior Lihua GUO
Publication: Publication Date: 2018/03/01 Vol. E101-D No. 3 ; pp. 812-816 Type of Manuscript: LETTER Category: Artificial Intelligence, Data Mining Keyword: self-paced learning, curriculum learning, uncertainty prior, simulated annealing,
	Summary \| Full Text:PDF(917.8KB)

Autonomic Diffusive Load Balancing on Many-Core Architecture Using Simulated Annealing Hyunjik SONG Kiyoung CHOI
Publication: Publication Date: 2017/08/01 Vol. E100-A No. 8 ; pp. 1640-1649 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: diffusive load balancing, simulated annealing, communication-aware,
	Summary \| Full Text:PDF(1.1MB)

A Cooking-Step Scheduling Algorithm with Guidance System for Homemade Cooking Yukiko MATSUSHIMA Nobuo FUNABIKI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2015/08/01 Vol. E98-D No. 8 ; pp. 1439-1448 Type of Manuscript: PAPER Category: Fundamentals of Information Systems Keyword: homemade cooking, cooking model, cooking-step scheduling, algorithm, exhaustive search, simulated annealing,
	Summary \| Full Text:PDF(1.3MB)

Energy Minimization of Full TMR Design with Optimized Selection of Temporal/Spatial TMR Mode and Supply Voltage Kazuhito ITO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2014/12/01 Vol. E97-A No. 12 ; pp. 2530-2539 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: triple modular redundancy, low energy, MIP, simulated annealing, schedule exploration,
	Summary \| Full Text:PDF(861.5KB)

A Hybrid Approach for Radar Beam Scheduling Using Rules and Stochastic Search by Simulated Annealing Ji-Eun ROH Chang-Soo AHN Seon-Joo KIM
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2014/09/01 Vol. E97-D No. 9 ; pp. 2346-2355 Type of Manuscript: PAPER Category: Fundamentals of Information Systems Keyword: radar resource management, scheduling, rule, simulated annealing, radar load,
	Summary \| Full Text:PDF(2MB)

IDDQ Outlier Screening through Two-Phase Approach: Clustering-Based Filtering and Estimation-Based Current-Threshold Determination Michihiro SHINTANI Takashi SATO
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2014/08/01 Vol. E97-D No. 8 ; pp. 2095-2104 Type of Manuscript: PAPER Category: Dependable Computing Keyword: IDDQ testing, k-means clustering, statistical leakage current analysis, Bayes' theorem, simulated annealing,
	Summary \| Full Text:PDF(1.2MB)

An Application-Level Routing Method with Transit Cost Reduction Based on a Distributed Heuristic Algorithm Kazuhito MATSUDA Go HASEGAWA Masayuki MURATA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2013/06/01 Vol. E96-B No. 6 ; pp. 1481-1491 Type of Manuscript: PAPER Category: Network Keyword: overlay network, overlay routing, inter-ISP transit cost, PlanetLab, simulated annealing,
	Summary \| Full Text:PDF(2MB)

A Cost-Effective Selective TMR for Coarse-Grained Reconfigurable Architectures Based on DFG-Level Vulnerability Analysis Takashi IMAGAWA Hiroshi TSUTSUI Hiroyuki OCHI Takashi SATO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2013/04/01 Vol. E96-C No. 4 ; pp. 454-462 Type of Manuscript: Special Section PAPER (Special Section on Solid-State Circuit Design—Architecture, Circuit, Device and Design Methodology) Category: Keyword: soft error, single event upset, triple modular redundancy, reliability, simulated annealing,
	Summary \| Full Text:PDF(1.4MB)

A Family-Based Evolutional Approach for Kernel Tree Selection in SVMs Ithipan METHASATE Thanaruk THEERAMUNKONG
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2010/04/01 Vol. E93-D No. 4 ; pp. 909-921 Type of Manuscript: PAPER Category: Biocybernetics, Neurocomputing Keyword: support vector machines, multifunction kernel, kernel tree, optimal search, simulated annealing,
	Summary \| Full Text:PDF(495.9KB)

A Low-Complexity Antenna Selection Scheme in MIMO Systems Jung-Chieh CHEN
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2010/03/01 Vol. E93-A No. 3 ; pp. 651-655 Type of Manuscript: LETTER Category: Communication Theory and Signals Keyword: multiple-input multiple-output, antenna selection, simulated annealing,
	Summary \| Full Text:PDF(261.1KB)

Fuzzy Entropy Based Fuzzy c-Means Clustering with Deterministic and Simulated Annealing Methods Makoto YASUDA Takeshi FURUHASHI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2009/06/01 Vol. E92-D No. 6 ; pp. 1232-1239 Type of Manuscript: PAPER Category: Computation and Computational Models Keyword: fuzzy c-means clustering, fuzzy entropy, Fermi-Dirac distribution, deterministic annealing, simulated annealing,
	Summary \| Full Text:PDF(1.1MB)

An Estimation Method of Parameters for Closed-box Loudspeaker System Rika NAKAO Yoshinobu KAJIKAWA Yasuo NOMURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/10/01 Vol. E91-A No. 10 ; pp. 3006-3013 Type of Manuscript: PAPER Category: Engineering Acoustics Keyword: Mirror filter, nonlinear distortion, simulated annealing, compensating distortion,
	Summary \| Full Text:PDF(557.7KB)

Optimization for Optical Network Designs Based on Existing Power Grids Areeyata SRIPETCH Poompat SAENGUDOMLERT
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2008/03/01 Vol. E91-B No. 3 ; pp. 689-699 Type of Manuscript: PAPER Category: Optical Fiber for Communications Keyword: physical topology design, routing and wavelength assignment, optical amplifier placement, integer linear programming, simulated annealing,
	Summary \| Full Text:PDF(1.3MB)

A Relocation Method for Circuit Modifications Kunihiko YANAGIBASHI Yasuhiro TAKASHIMA Yuichi NAKAMURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2007/12/01 Vol. E90-A No. 12 ; pp. 2743-2751 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Circuit Synthesis Keyword: non full-reverse-order constraint, circuit modification, relocation, sequence-pair, simulated annealing,
	Summary \| Full Text:PDF(613.9KB)

Multi-Point Simulated Annealing with Adaptive Neighborhood Keiko ANDO Mitsunori MIKI Tomoyuki HIROYASU
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2007/02/01 Vol. E90-D No. 2 ; pp. 457-464 Type of Manuscript: Special Section PAPER (Special Section on Foundations of Computer Science) Category: Optimizing Algorithms Keyword: optimizing algorithm, simulated annealing, adaptive neighborhood, continuous optimization problem,
	Summary \| Full Text:PDF(700.5KB)

A Two-Stage Simulated Annealing Logical Topology Reconfiguration in IP over WDM Networks Sugang XU Kaoru SEZAKI Yoshiaki TANAKA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2005/06/01 Vol. E88-B No. 6 ; pp. 2483-2494 Type of Manuscript: PAPER Category: Internet Keyword: IP over WDM network, logical topology reconfiguration, simulated annealing,
	Summary \| Full Text:PDF(227.3KB)

Anycast Routing Problem on WDM Ring Network Der-Rong DIN
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2005/04/01 Vol. E88-B No. 4 ; pp. 1347-1354 Type of Manuscript: Special Section PAPER (Special Section on Internet Technology V) Category: Keyword: anycast routing, NP-hard, WDM ring, heuristic algorithm, simulated annealing,
	Summary \| Full Text:PDF(905KB)

Hybrid Method for Solving Dual-Homing Cell Assignment Problem on Two-Level Wireless ATM Network Der-Rong DIN
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2004/07/01 Vol. E87-A No. 7 ; pp. 1664-1671 Type of Manuscript: Special Section PAPER (Special Section on Multi-dimensional Mobile Information Networks) Category: Network Theory Keyword: NP-hard, wireless ATM, cell assignment, dual-homing, simulated annealing, heuristic algorithm,
	Summary \| Full Text:PDF(327KB)

A Performance-Driven Floorplanning Method with Interconnect Performance Estimation Shinya YAMASAKI Shingo NAKAYA Shin'ichi WAKABAYASHI Tetsushi KOIDE
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2002/12/01 Vol. E85-A No. 12 ; pp. 2775-2784 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Physical Design Keyword: floorplanning, timing-driven layout, buffer insertion, wire sizing, simulated annealing,
	Summary \| Full Text:PDF(389KB)

Optimal Access Point Placement in Simultaneous Broadcast OFDM for Public Access Wireless LAN Mari KOBAYASHI Shinichiro HARUYAMA Ryuji KOHNO Masao NAKAGAWA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2002/10/01 Vol. E85-B No. 10 ; pp. 1978-1986 Type of Manuscript: Special Section PAPER (Special Issue on Mobile Multimedia Communications) Category: Keyword: access point, OFDM, simulated annealing, wireless LAN,
	Summary \| Full Text:PDF(583.3KB)

A New Method of Designing a Dither Matrix Yoshito ABE
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2002/07/01 Vol. E85-A No. 7 ; pp. 1702-1709 Type of Manuscript: PAPER Category: Digital Signal Processing Keyword: digital halftoning, simulated annealing, dither matrix, press printing,
	Summary \| Full Text:PDF(780.7KB)

A Boltzmann Machine with Non-rejective Move Hongbing ZHU Ningping SUN Mamoru SASAKI Kei EGUCHI Toru TABATA Fuji REN
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2002/06/01 Vol. E85-A No. 6 ; pp. 1229-1235 Type of Manuscript: Special Section PAPER (Special Section on Papers Selected from 2001 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2001)) Category: Keyword: Boltzmann machine, neurons' state move, rejection of state move, simulated annealing, movement probability,
	Summary \| Full Text:PDF(878.6KB)

VLSI Floorplanning with Boundary Constraints Using Corner Block List Representation Yuchun MA Xianlong HONG Sheqin DONG Yici CAI Chung-Kuan CHENG Jun GU
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2001/11/01 Vol. E84-A No. 11 ; pp. 2697-2704 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Layout Keyword: floorplan, corner block list, simulated annealing, boundary constraints,
	Summary \| Full Text:PDF(2.1MB)

WSSA: A High Performance Simulated Annealing and Its Application to Transistor Placement Shunji SAIKA Masahiro FUKUI Masahiko TOYONAGA Toshiro AKINO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2000/12/25 Vol. E83-A No. 12 ; pp. 2584-2591 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Layout Synthesis Keyword: simulated annealing, temperature scheduling, phase transition, placement optimization, cell synthesis,
	Summary \| Full Text:PDF(665.9KB)

A Fast Kinoform Optimization Algorithm Based on Simulated Annealing Yen-Wei CHEN Shinichiro YAMAUCHI Ning WANG Zensho NAKAO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2000/04/25 Vol. E83-A No. 4 ; pp. 774-776 Type of Manuscript: LETTER Category: Image Keyword: kinoform, computer generated holography, optimization, simulated annealing,
	Summary \| Full Text:PDF(231.7KB)

The 3D-Packing by Meta Data Structure and Packing Heuristics Hiroyuki YAMAZAKI Keishi SAKANUSHI Shigetoshi NAKATAKE Yoji KAJITANI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2000/04/25 Vol. E83-A No. 4 ; pp. 639-645 Type of Manuscript: Special Section PAPER (Special Section on Discrete Mathematics and Its Applications) Category: Keyword: 3D-packing, placement, sequence-pair, sequence-triple, simulated annealing,
	Summary \| Full Text:PDF(826KB)

Annealed Hopfield Neural Network with Moment and Entropy Constraints for Magnetic Resonance Image Classification Jzau-Sheng LIN
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2000/01/25 Vol. E83-D No. 1 ; pp. 100-108 Type of Manuscript: PAPER Category: Biocybernetics, Neurocomputing Keyword: simulated annealing, mean field annealing, annealed Hopfield neural network, magnetic resonance image,
	Summary \| Full Text:PDF(4.2MB)

Fast, Robust Block Motion Estimation Using Simulated Annealing Mon-Chau SHIE Wen-Hsien FANG Kuo-Jui HUNG Feipei LAI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2000/01/25 Vol. E83-A No. 1 ; pp. 121-127 Type of Manuscript: PAPER Category: Digital Signal Processing Keyword: blocking motion estimation, simulated annealing, video coding,
	Summary \| Full Text:PDF(611KB)

A Two-Stage Discrete Optimization Method for Largest Common Subgraph Problems Nobuo FUNABIKI Junji KITAMICHI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1999/08/25 Vol. E82-D No. 8 ; pp. 1145-1153 Type of Manuscript: PAPER Category: Algorithm and Computational Complexity Keyword: common subgraph, isomorphic, NP-complete, greedy method, discrete descent method, simulated annealing,
	Summary \| Full Text:PDF(396.2KB)

Pattern-Based Maximal Power Estimation for VLSI Chip Design Wang-Jin CHEN Wu-Shiung FENG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1997/11/25 Vol. E80-A No. 11 ; pp. 2300-2307 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: maximal power dissipation, simulated annealing, walk through, power estimation, power optimization,
	Summary \| Full Text:PDF(653.4KB)

SAPICE: A Design Tool of CMOS Operational Amplifiers Sang-Dae YU Chong-Min KYUNG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1997/09/25 Vol. E80-A No. 9 ; pp. 1667-1675 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: operational amplifier design, simulated annealing, circuit optimization.,
	Summary \| Full Text:PDF(645.8KB)

Effects of Simulated Annealing in the Resonant-Tunneling Resistive-Fuse Network for Early Vision Koichi MAEZAWA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1996/11/25 Vol. E79-C No. 11 ; pp. 1543-1549 Type of Manuscript: Special Section PAPER (Special Issue on Quantum Effect Devices and Their Fabrication Technologies) Category: Keyword: resonant tunneling diode, simulated annealing, resistive fuse, image processing,
	Summary \| Full Text:PDF(632.8KB)

A Method Quantizing Filter Coefficients with Genetic Algorithm and Simulated Annealing Miki HASEYAMA Yoshihiro AKETA Hideo KITAJIMA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1996/08/25 Vol. E79-A No. 8 ; pp. 1130-1134 Type of Manuscript: Special Section PAPER (Special Section on Digital Signal Processing) Category: Keyword: genitic algorithm, frequency characteristic, quantization, simulated annealing,
	Summary \| Full Text:PDF(373.9KB)

Information Geometry of Mean Field Theory Toshiyuki TANAKA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1996/05/25 Vol. E79-A No. 5 ; pp. 709-715 Type of Manuscript: PAPER Category: Neural Networks Keyword: neural networks, mean field theory, simulated annealing, information geometry, optimization problem.,
	Summary \| Full Text:PDF(547.5KB)

An Application of Simulated Annealing to the Design of Block Coded Modulation Minoru OKADA Shinsuke HARA Shozo KOMAKI Norihiko MORINAGA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 1996/01/25 Vol. E79-B No. 1 ; pp. 88-91 Type of Manuscript: LETTER Category: Radio Communication Keyword: coded modulation, fading, QAM, simulated annealing,
	Summary \| Full Text:PDF(257.8KB)

A Pipelined Data-Path Synthesis Method Based on Simulated Annealing Xing-jian XU Mitsuru ISHIZUKA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1995/08/25 Vol. E78-A No. 8 ; pp. 1017-1028 Type of Manuscript: PAPER Category: Numerical Analysis and Optimization Keyword: pipeline design, pipeline scheduling, simulated annealing,
	Summary \| Full Text:PDF(1.1MB)

Constraint Satisfaction Approach to Extraction of Japanese Character Regions from Unformatted Document Image Keiji GYOHTEN Noboru BABAGUCHI Tadahiro KITAHASHI
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1995/04/25 Vol. E78-D No. 4 ; pp. 466-475 Type of Manuscript: PAPER Category: Image Processing, Computer Graphics and Pattern Recognition Keyword: character extraction, unformatted document, bottom-up approach, constraint satisfaction, simulated annealing,
	Summary \| Full Text:PDF(811KB)

A Multi-Layer Channel Router Using Simulated Annealing Masahiko TOYONAGA Chie IWASAKI Yoshiaki SAWADA Toshiro AKINO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1994/12/25 Vol. E77-A No. 12 ; pp. 2085-2091 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: channel router, simulated annealing, layer assignment, compaction,
	Summary \| Full Text:PDF(648.3KB)

The lmprovement in Performance-Driven Analog LSI Layout System LIBRA Tomohiko OHTSUKA Nobuyuki KUROSAWA Hiroaki KUNIEDA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1993/10/25 Vol. E76-A No. 10 ; pp. 1626-1635 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: process parameter, wire parasitics, device heat, performance specification, penalty function, simulated annealing, rip-up rerouting,
	Summary \| Full Text:PDF(820.2KB)

On Multiple Alignment of Genome Sequences Masanori OHYA Satoru MIYAZAKI Koji OGATA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 1992/06/25 Vol. E75-B No. 6 ; pp. 453-457 Type of Manuscript: INVITED PAPER (Special Issue on Communication Theory) Category: Keyword: genome sequence, alignment, simulated annealing,
	Summary \| Full Text:PDF(401.9KB)

Annealing by Perturbing Synapses Shiao-Lin LIN Jiann-Ming WU Cheng-Yuan LIOU
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1992/03/25 Vol. E75-D No. 2 ; pp. 210-218 Type of Manuscript: PAPER Category: Bio-Cybernetics Keyword: bio-cybernetics, artificial intelligence and cognitive science, neural network, Hopfield model, simulated annealing, optimization,
	Summary \| Full Text:PDF(656.5KB)

LIBRA: Automatic Performance-Driven Layout for Analog LSIs Tomohiko OHTSUKA Hiroaki KUNIEDA Mineo KANEKO
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1992/03/25 Vol. E75-C No. 3 ; pp. 312-321 Type of Manuscript: Special Section PAPER (Special Issue on Analog LSI and Related Technology) Category: Keyword: performance-driven, process parameter, wire parasitics, performance deviation, simulated annealing, LIBRA,
	Summary \| Full Text:PDF(854.8KB)