Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2012/08/01 Vol. E95-ANo. 8 ;
pp. 1337-1346 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: phase-locked loop, frequency synthesizer, loop design, settling time, process variations,