Keyword : sample hold circuit

Low-Voltage, Low-Distortion and Rail-to-Rail CMOS Sample and Hold Circuit
Koichi TANNO Kiminobu SATO Hisashi TANAKA Okihiko ISHIZUKA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2005/10/01
Vol. E88-A  No. 10 ; pp. 2696-2698
Type of Manuscript:  Special Section LETTER (Special Section on Nonlinear Theory and its Applications)
sample hold circuitlow-voltage circuitsboost circuitsMOS analog integrated circuitsanalog circuits
 Summary | Full Text:PDF(257.1KB)