Keyword : parallel clock and data recovery

A 3 V Low Power 156/622/1244 Mbps CMOS Parallel Clock and Data Recovery Circuit for Optical Communications
Hae-Moon SEO Chang-Gene WOO Sang-Won OH Sung-Wook JUNG Pyung CHOI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2000/08/25
Vol. E83-A  No. 8 ; pp. 1720-1727
Type of Manuscript:  PAPER
Category: General Fundamentals and Boundaries
parallel clock and data recoveryCMOSoptical communicationslow power
 Summary | Full Text:PDF