Keyword : packet-reordering circuit


Real-Time Image Processing Based on Service Function Chaining Using CPU-FPGA Architecture
Yuta UKON Koji YAMAZAKI Koyo NITTA 
Publication:   
Publication Date: 2020/01/01
Vol. E103-B  No. 1 ; pp. 11-19
Type of Manuscript:  Special Section PAPER (Special Section on Internet Architecture, Applications and Operation Technologies for a Cyber-Physical System)
Category: Network System
Keyword: 
service function chainingreal-time image processingpacket-reordering circuitCPU-FPGA architecture
 Summary | Full Text:PDF