Keyword : on-chip network


Performance and Power Modeling of On-Chip Bus System for a Complex SoC
Hyun LEE Je-Hoon LEE Kyoung-Rok CHO 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2010/10/01
Vol. E93-C  No. 10 ; pp. 1525-1535
Type of Manuscript:  PAPER
Category: Integrated Electronics
Keyword: 
on-chip networkperformance modelingpower estimationarchitecture level modelingsystem-on-chip
 Summary | Full Text:PDF(959.8KB)