Keyword List
Japanese Page
SITE TOP
Login
To browse Full-Text PDF.
>
Forgotten your password?
Menu
Search
Full-Text Search
Search(JPN)
Latest Issue
A Fundamentals
Trans.Fundamentals.
JPN Edition(in Japanese)
B Communications
Trans.Commun.
JPN Edition(in Japanese)
C Electronics
Trans.Electron.
JPN Edition(in Japanese)
D Information & Systems
Trans.Inf.&Syst.
JPN Edition(in Japanese)
Abstracts of JPN Edition
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
-
Archive
Volume List
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Transactions (1976-1990)
Volume List [JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
-
Editorial Board
Editorial Board
Trans.Fundamentals.
Trans.Commun.
Trans.Electron.
Trans.Inf.&Syst.
Archive
Editorial Board[JPN Edition]
A JPN Edition(in Japanese)
B JPN Edition(in Japanese)
C JPN Edition(in Japanese)
D JPN Edition(in Japanese)
Archive
-
Open Access Papers
Trans. Commun. (Free)
Trans. Commun.
Trans. Commun.(JPN Edition)
Trans. Electron. (Free)
Trans. Electron.
Trans. Electron.(JPN Edition)
Trans. Inf.&Syst. (Free)
Trans. Inf.&Syst.
Trans. Inf.&Syst.(JPN Edition)
-
Link
Subscription
For Authors
Statistics:
Accepting ratio,review period etc.
IEICE Home Page
-
Others
Citation Index
Privacy Policy
Copyright & Permissions
Copyright (c) by IEICE
Keyword : multi-threading
Proposal of a Multi-Threaded Processor Architecture for Embedded Systems and Its Evaluation
Shinsuke KOBAYASHI
Yoshinori TAKEUCHI
Akira KITAJIMA
Masaharu IMAI
Publication:
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date:
2001/03/01
Vol.
E84-A
No.
3
;
pp.
748-754
Type of Manuscript:
Special Section PAPER (Special Section of Selected Papers from the 13th Workshop on Circuits and Systems in Karuizawa)
Category:
Keyword:
multi-threading
,
very long instruction word (VLIW)
,
instruction level parallelism
,
thread level parallelism
,
HW/SW co-design
,
Summary
|
Full Text:PDF
Multi-Threaded Design for a Software Distributed Shared Memory Systems
Jyh-Chang UENG
Ce-Kuen SHIEH
Su-Cheong MAC
An-Chow LAI
Tyng-Yue LIANG
Publication:
IEICE TRANSACTIONS on Information and Systems
Publication Date:
1999/12/25
Vol.
E82-D
No.
12
;
pp.
1512-1523
Type of Manuscript:
PAPER
Category:
Sofware System
Keyword:
distributed shared memory
,
multi-threading
,
latency masking
,
programming flexibility
,
thread management
,
synchronization
,
Summary
|
Full Text:PDF