IEICE Trans

Keyword : minimization

Optimal Buffer Management Strategy for Minimizing Delivery Latency of Streaming Data with Packet Dependencies Jinghong WU Hong NI Xuewen ZENG Xiaozhou YE
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2016/07/01 Vol. E99-B No. 7 ; pp. 1501-1510 Type of Manuscript: PAPER Category: Internet Keyword: buffer management, minimization, delivery latency, packet dependencies,
	Summary \| Full Text:PDF

Stochastic Power Minimization of Real-Time Tasks with Probabilistic Computations under Discrete Clock Frequencies Hyung Goo PAEK Jeong Mo YEO Kyong Hoon KIM Wan Yeon LEE
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2012/05/01 Vol. E95-D No. 5 ; pp. 1380-1383 Type of Manuscript: Special Section LETTER (Special Section on Formal Approach) Category: System Analysis Keyword: power consumption, minimization, real-time task, scheduling,
	Summary \| Full Text:PDF

Closed Form Solutions to L₂-Sensitivity Minimization of Second-Order State-Space Digital Filters with Real Poles Shunsuke YAMAKI Masahide ABE Masayuki KAWAMATA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2010/05/01 Vol. E93-A No. 5 ; pp. 966-971 Type of Manuscript: LETTER Category: Digital Signal Processing Keyword: state-space digital filters, L₂-sensitivity, minimization, closed form solutions,
	Summary \| Full Text:PDF

An Improved Local Search Learning Method for Multiple-Valued Logic Network Minimization with Bi-objectives Shangce GAO Qiping CAO Catherine VAIRAPPAN Jianchen ZHANG Zheng TANG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/02/01 Vol. E92-A No. 2 ; pp. 594-603 Type of Manuscript: PAPER Category: Neural Networks and Bioengineering Keyword: Multiple-Valued Logic, local search, minimization, bi-objectives, chaos, network,
	Summary \| Full Text:PDF

A Closed Form Solution to L₂-Sensitivity Minimization of Second-Order State-Space Digital Filters Shunsuke YAMAKI Masahide ABE Masayuki KAWAMATA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2008/05/01 Vol. E91-A No. 5 ; pp. 1268-1273 Type of Manuscript: LETTER Category: Digital Signal Processing Keyword: state-space digital filters, L₂-sensitivity, minimization, closed form solution,
	Summary \| Full Text:PDF

CLASSIC: An O(n²)-Heuristic Algorithm for Microcode Bit Optimization Based on Incompleteness Relations Young-doo CHOI In-Cheol PARK Chong-Min KYUNG
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2000/05/25 Vol. E83-A No. 5 ; pp. 901-908 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: control memory, heuristic algorithm, instruction memory, microprogramming, minimization,
	Summary \| Full Text:PDF

Design of Multiple-Valued Programmable Logic Array with Unary Function Generators Yutaka HATA Naotake KAMIURA Kazuharu YAMATO
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1999/09/25 Vol. E82-D No. 9 ; pp. 1254-1260 Type of Manuscript: PAPER Category: Computer Hardware and Design Keyword: multiple-valued logic, programmable logic array, unary function, logic design, minimization,
	Summary \| Full Text:PDF

Incompletely Specified Regular Ternary Logic Functions and Their Minimization Tomoyuki ARAKI Masao MUKAIDONO
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1999/05/25 Vol. E82-D No. 5 ; pp. 910-918 Type of Manuscript: Special Section PAPER (Special Issue on Multiple-Valued Logic and Its Applications) Category: Logic and Logic Functions Keyword: regular ternary logic function, fuzzy switching function, incompletely specified, minimization, fuzzy PLA,
	Summary \| Full Text:PDF

Minimization of Multiple-Valued Logic Expressions with Kleenean Coefficients Yutaka HATA Takahiro HOZUMI Kazuharu YAMATO
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1996/03/25 Vol. E79-D No. 3 ; pp. 189-195 Type of Manuscript: PAPER Category: Computer Hardware and Design Keyword: multiple-valued logic, minimization, Kleenean functions, two-level realization, sum-of-products expression,
	Summary \| Full Text:PDF