Keyword : manufacturability


Density Optimization for Analog Layout Based on Transistor-Array
Chao GENG Bo LIU Shigetoshi NAKATAKE 
Publication:   
Publication Date: 2019/12/01
Vol. E102-A  No. 12 ; pp. 1720-1730
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: 
Keyword: 
analog layoutmanufacturabilitylayout densitytransistor-array
 Summary | Full Text:PDF

Modeling the Effect of Global Layout Pattern on Wire Width Variation for On-the-Fly Etching Process Modification
Daisuke FUKUDA Kenichi WATANABE Yuji KANAZAWA Masanori HASHIMOTO 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2015/07/01
Vol. E98-A  No. 7 ; pp. 1467-1474
Type of Manuscript:  Special Section PAPER (Special Section on Design Methodologies for System on a Chip)
Category: 
Keyword: 
etchingmanufacturabilitymodeling variability
 Summary | Full Text:PDF

Edge-over-Erosion Error Prediction Method Based on Multi-Level Machine Learning Algorithm
Daisuke FUKUDA Kenichi WATANABE Naoki IDANI Yuji KANAZAWA Masanori HASHIMOTO 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2014/12/01
Vol. E97-A  No. 12 ; pp. 2373-2382
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Device and Circuit Modeling and Analysis
Keyword: 
Edge-over-ErosionCMPmanufacturabilitymachine learning
 Summary | Full Text:PDF

Structured Analog Circuit and Layout Design with Transistor Array
Bo YANG Qing DONG Jing LI Shigetoshi NAKATAKE 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2013/12/01
Vol. E96-A  No. 12 ; pp. 2475-2486
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Physical Level Design
Keyword: 
transistor arraychannel decompositionstructured analog designmanufacturability
 Summary | Full Text:PDF

Manufacturability-Aware Design of Standard Cells
Hirokazu MUTA Hidetoshi ONODERA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2007/12/01
Vol. E90-A  No. 12 ; pp. 2682-2690
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Physical Design
Keyword: 
manufacturabilityvariabilityDFMACLVstandard cellOPCRET
 Summary | Full Text:PDF

METROPOLE-3D: An Efficient and Rigorous 3D Photolithography Simulator
Andrzej J. STROJWAS Xiaolei LI Kevin D. LUCAS 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1999/06/25
Vol. E82-C  No. 6 ; pp. 821-829
Type of Manuscript:  INVITED PAPER (Special Issue on TCAD for Semiconductor Industries)
Category: 
Keyword: 
modelingtopography simulationmanufacturabilityreflective notchinganti-reflective layerdefect
 Summary | Full Text:PDF

Module Selection Using Manufacturing Information
Hiroyuki TOMIYAMA Hiroto YASUURA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1998/12/25
Vol. E81-A  No. 12 ; pp. 2576-2584
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: High-level Synthesis
Keyword: 
high-level synthesismodule selectionmanufacturabilityyield
 Summary | Full Text:PDF