IEICE Trans

Keyword : low-voltage operation

Integration of a Low-Voltage Organic Field-Effect Transistor and a Sensing Capacitor for a Pressure-Sensing Device Heisuke SAKAI Yushi TSUJI Hideyuki MURATA
Publication: Publication Date: 2017/02/01 Vol. E100-C No. 2 ; pp. 126-129 Type of Manuscript: BRIEF PAPER Category: Keyword: low-voltage operation, pressure sensor, organic field-effect transistor, ferroelectric polymer,
	Summary \| Full Text:PDF

Design Challenges of Analog-to-Digital Converters in Nanoscale CMOS Akira MATSUZAWA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2007/04/01 Vol. E90-C No. 4 ; pp. 779-785 Type of Manuscript: INVITED PAPER (Special Section on Low-Power, High-Speed LSIs and Related Technologies) Category: Keyword: analog circuits, integrated circuits, analog-to-digital converter, CMOS, low-power operation, low-voltage operation, technology scaling,
	Summary \| Full Text:PDF

A 1 V Low-Noise CMOS Amplifier Using Autozeroing and Chopper Stabilization Technique Takeshi YOSHIDA Yoshihiro MASUI Takayuki MASHIMO Mamoru SASAKI Atsushi IWATA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/06/01 Vol. E89-C No. 6 ; pp. 769-774 Type of Manuscript: Special Section PAPER (Special Section on Analog Circuit and Device Technologies) Category: Keyword: low-noise amplifier, autozeroing, chopper stabilization, low-voltage operation, switched op-amp, CMOS,
	Summary \| Full Text:PDF

A Paired MOS Charge Pump for Low Voltage Operation Jin-Hyeok CHOI Seong-Ik CHO Mu-Hun PARK Young-Hee KIM
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2003/05/01 Vol. E86-C No. 5 ; pp. 859-863 Type of Manuscript: PAPER Category: Electronic Circuits Keyword: charge pump, flash memory, high-voltage generator, low-voltage operation,
	Summary \| Full Text:PDF

Features of SOI DRAM's and their Potential for Low-Voltage and/or Giga-Bit Scale DRAM's Yasuo YAMAGUCHI Toshiyuki OASHI Takahisa EIMORI Toshiaki IWAMATSU Shouichi MITAMOTO Katsuhiro SUMA Takahiro TSURUDA Fukashi MORISHITA Masakazu HIROSE Hideto HIDAKA Kazutami ARIMOTO Kazuyasu FUJISHIMA Yasuo INOUE Tadashi NISHIMURA Hirokazu MIYOSHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1996/06/25 Vol. E79-C No. 6 ; pp. 772-780 Type of Manuscript: INVITED PAPER (Special Issue on ULSI Memory Technology) Category: Dynamic RAMs Keyword: SOL, SIMOX, DRAM, low-voltage operation,
	Summary \| Full Text:PDF

A Realization of a High-Frequency Monolithic Integrator with Low Power Dissipation and Its Application to an Active RC Filter Fujihiko MATSUMOTO Yukio ISHIBASHI
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1996/02/25 Vol. E79-A No. 2 ; pp. 158-167 Type of Manuscript: Special Section PAPER (Special Section on Analog Technologies in Submicron Era) Category: Keyword: integrated analog circuits, integrator, Miller integrator, low-voltage operation, active filter, CMRR, high-frequency,
	Summary \| Full Text:PDF

Power Heterojunction FETs for Low-Voltage Digital Cellular Applications Keiko INOSAKO Naotaka IWATA Masaaki KUZUHARA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1995/09/25 Vol. E78-C No. 9 ; pp. 1241-1245 Type of Manuscript: Special Section PAPER (Special Issue on Ultra-High-Speed Electron Devices) Category: Keyword: heterojunction FET, power device, low-voltage operation, power-added efficiency, personal digital cellular, adjacent channel leakage power,
	Summary \| Full Text:PDF

Low-Voltage Operation of a High-Resistivity Load SOI SRAM Cell by Reduced Back-Gate-Bias Effect Yasuo YAMAGUCHI Jun TAKAHASHI Takehisa YAMAGUCHI Tomohisa WADA Toshiaki IWAMATSU Hans-Oliver JOACHIM Yasuo INOUE Tadashi NISHIMURA Natsuro TSUBOUCHI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1995/07/25 Vol. E78-C No. 7 ; pp. 812-817 Type of Manuscript: Special Section PAPER (Special Issue on LSI Memory Device, Circuit, Architecture and Application Technologies for Multimedia Age) Category: Keyword: SOI, SIMOX, SRAM, low-voltage operation, back-gate bias effect,
	Summary \| Full Text:PDF

A 3 Volt 1 Mbit Full-Featured EEPROM Using a Highly-Reliable MONOS Device Technology Shin-ichi MINAMI Kazuaki UJIIE Masaaki TERASAWA Kazuhiro KOMORI Kazunori FURUSAWA Yoshiaki KAMIGAKI
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1994/08/25 Vol. E77-C No. 8 ; pp. 1260-1269 Type of Manuscript: Special Section PAPER (Special Section on High Speed and High Density Multi Functional LSI Memories) Category: Non-volatile Memory Keyword: low-voltage operation, nonvoltatile semiconductor memory, EEPROM, MONOS device,
	Summary \| Full Text:PDF