Keyword : low-power algorithm


Design of an Area-Efficient and Low-Power NoC Architecture Using a Hybrid Network Topology
Woo Joo KIM Sun Young HWANG 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2008/11/01
Vol. E91-A  No. 11 ; pp. 3297-3303
Type of Manuscript:  PAPER
Category: VLSI Design Technology and CAD
Keyword: 
network on chiphybrid network topologylow-power algorithmjob distribution
 Summary | Full Text:PDF(543.7KB)