IEICE Trans

Keyword : low-density parity-check codes

Fast Converging ADMM Penalized Decoding Method Based on Improved Penalty Function for LDPC Codes Biao WANG
Publication: Publication Date: 2020/11/01 Vol. E103-A No. 11 ; pp. 1304-1307 Type of Manuscript: LETTER Category: Coding Theory Keyword: alternating direction method of multipliers, low-density parity-check codes, linear programming, penalty function, decoding speed,
	Summary \| Full Text:PDF

A Fast Iterative Check Polytope Projection Algorithm for ADMM Decoding of LDPC Codes by Bisection Method Yan LIN Qiaoqiao XIA Wenwu HE Qinglin ZHANG
Publication: Publication Date: 2019/10/01 Vol. E102-A No. 10 ; pp. 1406-1410 Type of Manuscript: LETTER Category: Information Theory Keyword: alternating direction method of multipliers, low-density parity-check codes, check polytope projection, bisection method iterative algorithm,
	Summary \| Full Text:PDF

Efficient Early Termination Criterion for ADMM Penalized LDPC Decoder Biao WANG Xiaopeng JIAO Jianjun MU Zhongfei WANG
Publication: Publication Date: 2018/03/01 Vol. E101-A No. 3 ; pp. 623-626 Type of Manuscript: LETTER Category: Coding Theory Keyword: alternating direction method of multipliers, low-density parity-check codes, early termination, penalized decoding,
	Summary \| Full Text:PDF

An Efficient Weighted Bit-Flipping Algorithm for Decoding LDPC Codes Based on Log-Likelihood Ratio of Bit Error Probability Tso-Cho CHEN Erl-Huei LU Chia-Jung LI Kuo-Tsang HUANG
Publication: Publication Date: 2017/12/01 Vol. E100-B No. 12 ; pp. 2095-2103 Type of Manuscript: PAPER Category: Fundamental Theories for Communications Keyword: low-density parity-check codes, weighted bit-flipping, multiple bit-flipping, decoding algorithm, log-likelihood ratio, convergence speed,
	Summary \| Full Text:PDF

Linear Programming Decoding of Binary Linear Codes for Symbol-Pair Read Channel Shunsuke HORII Toshiyasu MATSUSHIMA Shigeichi HIRASAWA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2016/12/01 Vol. E99-A No. 12 ; pp. 2170-2178 Type of Manuscript: Special Section PAPER (Special Section on Information Theory and Its Applications) Category: Coding Theory and Techniques Keyword: symbol-pair read channel, low-density parity-check codes, linear programming decoding, fractional distance,
	Summary \| Full Text:PDF

A 5.83pJ/bit/iteration High-Parallel Performance-Aware LDPC Decoder IP Core Design for WiMAX in 65nm CMOS Xiongxin ZHAO Zhixiang CHEN Xiao PENG Dajiang ZHOU Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2013/12/01 Vol. E96-A No. 12 ; pp. 2623-2632 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: WiMAX, bit-serial, fully-parallel, layered scheduling, performance aware, advanced dynamic quantization, quasi-cyclic, low-density parity-check codes,
	Summary \| Full Text:PDF

Hybrid Message-Passing Algorithm and Architecture for Decoding Cyclic Non-binary LDPC Codes Yichao LU Gang HE Guifen TIAN Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2013/12/01 Vol. E96-A No. 12 ; pp. 2652-2659 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: Belief propagation algorithm, iterative majority-logic decoding, low-density parity-check codes, non-binary, VLSI,
	Summary \| Full Text:PDF

Design and Implementation of Long High-Rate QC-LDPC Codes and Its Applications to Optical Transmission Systems Norifumi KAMIYA Yoichi HASHIMOTO Masahiro SHIGIHARA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2013/06/01 Vol. E96-B No. 6 ; pp. 1402-1411 Type of Manuscript: PAPER Category: Fundamental Theories for Communications Keyword: forward error correction, low-density parity-check codes, encoder/decoder architecture, optical transmission systems,
	Summary \| Full Text:PDF

Iterative Decoding for the Davey-MacKay Construction over IDS-AWGN Channel Xiaopeng JIAO Jianjun MU Rong SUN
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2013/05/01 Vol. E96-A No. 5 ; pp. 1006-1009 Type of Manuscript: LETTER Category: Coding Theory Keyword: Davey-MacKay (DM) construction, deletion errors, low-density parity-check codes, insertion errors, turbo equalization,
	Summary \| Full Text:PDF

Continuous BP Decoding Algorithm for a Low-Density Parity-Check Coded Hybrid ARQ System Sangjoon PARK Sooyong CHOI Seung-Hoon HWANG
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2010/04/01 Vol. E93-B No. 4 ; pp. 993-996 Type of Manuscript: LETTER Category: Fundamental Theories for Communications Keyword: low-density parity-check codes, belief propagation decoding, hybrid automatic repeat request,
	Summary \| Full Text:PDF

Complexity-Reducing Algorithm for Serial Scheduled Min-Sum Decoding of LDPC Codes Hironori UCHIKAWA Kohsuke HARADA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/10/01 Vol. E92-A No. 10 ; pp. 2411-2417 Type of Manuscript: Special Section PAPER (Special Section on Information Theory and Its Applications) Category: Coding Theory Keyword: low-density parity-check codes, min-sum decoding, serial scheduling, and complexity,
	Summary \| Full Text:PDF

The Necessary and Sufficient Condition of a Class of Quasi-Cyclic LDPC Codes without Girth Four Ying ZHAO Yang XIAO
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2009/01/01 Vol. E92-B No. 1 ; pp. 306-309 Type of Manuscript: LETTER Category: Fundamental Theories for Communications Keyword: low-density parity-check codes, quasi-cyclic codes, circulant matrices, girth,
	Summary \| Full Text:PDF

Power-Efficient LDPC Decoder Architecture Based on Accelerated Message-Passing Schedule Kazunori SHIMIZU Tatsuyuki ISHIKAWA Nozomu TOGAWA Takeshi IKENAGA Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/12/01 Vol. E89-A No. 12 ; pp. 3602-3612 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: VLSI Architecture Keyword: low-density parity-check codes, parallel LDPC decoder architecture, message-passing algorithm, FIFO-based buffering,
	Summary \| Full Text:PDF

Average Coset Weight Distribution of Multi-Edge Type LDPC Code Ensembles Kenta KASAI Yuji SHIMOYAMA Tomoharu SHIBUYA Kohichi SAKANIWA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/10/01 Vol. E89-A No. 10 ; pp. 2519-2525 Type of Manuscript: Special Section PAPER (Special Section on Information Theory and Its Applications) Category: Coding Theory Keyword: average coset weight distribution, low-density parity-check codes, multi-edge type low-density parity-check codes, symmetry, weight distribution,
	Summary \| Full Text:PDF

Partially-Parallel LDPC Decoder Achieving High-Efficiency Message-Passing Schedule Kazunori SHIMIZU Tatsuyuki ISHIKAWA Nozomu TOGAWA Takeshi IKENAGA Satoshi GOTO
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2006/04/01 Vol. E89-A No. 4 ; pp. 969-978 Type of Manuscript: Special Section PAPER (Special Section on Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa) Category: Keyword: low-density parity-check codes, partially-parallel LDPC decoder, message-passing algorithm, FPGA,
	Summary \| Full Text:PDF

Low-Density Parity-Check (LDPC) Coded OFDM Systems: Bit Error Rate and the Number of Decoding Iterations Hisashi FUTAKI Tomoaki OHTSUKI
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2003/11/01 Vol. E86-B No. 11 ; pp. 3310-3316 Type of Manuscript: LETTER Category: Wireless Communication Technology Keyword: OFDM, turbo codes, low-density parity-check codes, belief propagation algorithm,
	Summary \| Full Text:PDF

Detailedly Represented Irregular Low-Density Parity-Check Codes Kenta KASAI Tomoharu SHIBUYA Kohichi SAKANIWA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2003/10/01 Vol. E86-A No. 10 ; pp. 2435-2444 Type of Manuscript: Special Section PAPER (Special Section on Information Theory and Its Applications) Category: Coding Theory Keyword: density evolution, irregular low-density parity-check codes, low-density parity-check codes, belief propagation,
	Summary \| Full Text:PDF

Space-Time Transmit Diversity Schemes with Low-Density Parity-Check (LDPC) Codes Hisashi FUTAKI Tomoaki OHTSUKI
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2003/10/01 Vol. E86-B No. 10 ; pp. 3131-3136 Type of Manuscript: LETTER Category: Wireless Communication Technology Keyword: space-time block coding, turbo codes, low-density parity-check codes,
	Summary \| Full Text:PDF

Soft-Decision Decoding of Low-Density Parity-Check Codes for Hard-Detected Optical Communication Signals Chen ZHENG Takaya YAMAZATO Hiraku OKADA Masaaki KATAYAMA Akira OGAWA
Publication: IEICE TRANSACTIONS on Communications Publication Date: 2003/03/01 Vol. E86-B No. 3 ; pp. 1132-1135 Type of Manuscript: LETTER Category: Fundamental Theories Keyword: low-density parity-check codes, optical fiber communication, error detection, hard-detected signal,
	Summary \| Full Text:PDF