Keyword : logic


Difficulty of Power Supply Voltage Scaling in Large Scale Subthreshold Logic Circuits
Tadashi YASUFUKU Taro NIIYAMA Zhe PIAO Koichi ISHIDA Masami MURAKATA Makoto TAKAMIYA Takayasu SAKURAI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2010/03/01
Vol. E93-C  No. 3 ; pp. 332-339
Type of Manuscript:  Special Section PAPER (Special Section on Circuits and Design Techniques for Advanced Large Scale Integration)
Category: 
Keyword: 
minimum operating voltagesubthresholdlogicvariationsbody bias
 Summary | Full Text:PDF

Layout-Based Detection Technique of Line Pairs with Bridging Fault Using IDDQ
Masaru SANADA 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2004/03/01
Vol. E87-D  No. 3 ; pp. 557-563
Type of Manuscript:  Special Section PAPER (Special Section on Test and Verification of VLSI)
Category: Fault Detection
Keyword: 
IDDQbridging faultlogiclayout structurefault diagnosis
 Summary | Full Text:PDF

Eliciting the Potential Functions of Single-Electron Circuits
Masamichi AKAZAWA Yoshihito AMEMIYA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1997/07/25
Vol. E80-C  No. 7 ; pp. 849-858
Type of Manuscript:  INVITED PAPER (Special Issue on New Concept Device and Novel Architecture LSIs)
Category: 
Keyword: 
single-electronSETlogiccircuitstability diagramBoltzmann machine
 Summary | Full Text:PDF

A 10-b 300-MHz Interpolated-Parallel A/D Converter
Hiroshi KIMURA Akira MATSUZAWA Takashi NAKAMURA Shigeki SAWADA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1993/05/25
Vol. E76-C  No. 5 ; pp. 778-786
Type of Manuscript:  Special Section PAPER (Special Section on the 1992 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.28, No.4 April 1993))
Category: 
Keyword: 
A/D converterparallelinterpolationhigh speedhigh resolutionlinearitycircuitbipolarsubmicrometerfoldingencoderlogic
 Summary | Full Text:PDF