Keyword : layer assignment


Temperature-Aware Layer Assignment for Three-Dimensional Integrated Circuits
Shih-Hsu HUANG Hua-Hsin YEH 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2014/08/01
Vol. E97-A  No. 8 ; pp. 1699-1708
Type of Manuscript:  PAPER
Category: VLSI Design Technology and CAD
Keyword: 
electronic design automationhigh-level design stagedesign partitioninglayer assignmentthree-dimensional integrated circuitstemperature increase
 Summary | Full Text:PDF(4.5MB)

Crosstalk and Congestion Driven Layer Assignment Algorithm
Bin LIU Yici CAI Qiang ZHOU Xianlong HONG 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2005/06/01
Vol. E88-A  No. 6 ; pp. 1565-1572
Type of Manuscript:  PAPER
Category: Circuit Theory
Keyword: 
congestioncrosstalklayer assignmentVLSI
 Summary | Full Text:PDF(235.4KB)

A Multi-Layer Channel Router Using Simulated Annealing
Masahiko TOYONAGA Chie IWASAKI Yoshiaki SAWADA Toshiro AKINO 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1994/12/25
Vol. E77-A  No. 12 ; pp. 2085-2091
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: 
Keyword: 
channel routersimulated annealinglayer assignmentcompaction
 Summary | Full Text:PDF(648.3KB)

Testing the k-Layer Routability in a Circular Channel--Case in which No Nets Have Two Terminals on the Same Circle--
Noriya KOBAYASHI Toshinobu KASHIWABARA Sumio MASUDA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1992/02/25
Vol. E75-A  No. 2 ; pp. 233-239
Type of Manuscript:  PAPER
Category: Computer Aided Design (CAD)
Keyword: 
algorithmroutingvia minimizationlayer assignment
 Summary | Full Text:PDF(472.1KB)