Keyword : iterative decoding delay


Concurrent Algorithm and Hardware Implementation for Low-Latency Turbo Decoder Using a Single MAP Decoder
Ya-Cheng LU Erl-Huei LU 
Publication:   IEICE TRANSACTIONS on Communications
Publication Date: 2010/01/01
Vol. E93-B  No. 1 ; pp. 1-8
Type of Manuscript:  PAPER
Category: Fundamental Theories for Communications
Keyword: 
concurrent decodingturbo codesmaximum a posteriori (MAP)iterative decoding delaylow latency
 Summary | Full Text:PDF